serial_ar933x.c 5.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2015-2016 Wills Wang <wills.wang@live.com>
  4. */
  5. #include <common.h>
  6. #include <dm.h>
  7. #include <div64.h>
  8. #include <errno.h>
  9. #include <serial.h>
  10. #include <asm/io.h>
  11. #include <asm/addrspace.h>
  12. #include <asm/types.h>
  13. #include <dm/pinctrl.h>
  14. #include <mach/ar71xx_regs.h>
  15. #define AR933X_UART_DATA_REG 0x00
  16. #define AR933X_UART_CS_REG 0x04
  17. #define AR933X_UART_CLK_REG 0x08
  18. #define AR933X_UART_DATA_TX_RX_MASK 0xff
  19. #define AR933X_UART_DATA_RX_CSR BIT(8)
  20. #define AR933X_UART_DATA_TX_CSR BIT(9)
  21. #define AR933X_UART_CS_IF_MODE_S 2
  22. #define AR933X_UART_CS_IF_MODE_M 0x3
  23. #define AR933X_UART_CS_IF_MODE_DTE 1
  24. #define AR933X_UART_CS_IF_MODE_DCE 2
  25. #define AR933X_UART_CS_TX_RDY_ORIDE BIT(7)
  26. #define AR933X_UART_CS_RX_RDY_ORIDE BIT(8)
  27. #define AR933X_UART_CLK_STEP_M 0xffff
  28. #define AR933X_UART_CLK_SCALE_M 0xfff
  29. #define AR933X_UART_CLK_SCALE_S 16
  30. #define AR933X_UART_CLK_STEP_S 0
  31. struct ar933x_serial_priv {
  32. void __iomem *regs;
  33. };
  34. /*
  35. * Baudrate algorithm come from Linux/drivers/tty/serial/ar933x_uart.c
  36. * baudrate = (clk / (scale + 1)) * (step * (1 / 2^17))
  37. */
  38. static u32 ar933x_serial_get_baud(u32 clk, u32 scale, u32 step)
  39. {
  40. u64 t;
  41. u32 div;
  42. div = (2 << 16) * (scale + 1);
  43. t = clk;
  44. t *= step;
  45. t += (div / 2);
  46. do_div(t, div);
  47. return t;
  48. }
  49. static void ar933x_serial_get_scale_step(u32 clk, u32 baud,
  50. u32 *scale, u32 *step)
  51. {
  52. u32 tscale, baudrate;
  53. long min_diff;
  54. *scale = 0;
  55. *step = 0;
  56. min_diff = baud;
  57. for (tscale = 0; tscale < AR933X_UART_CLK_SCALE_M; tscale++) {
  58. u64 tstep;
  59. int diff;
  60. tstep = baud * (tscale + 1);
  61. tstep *= (2 << 16);
  62. do_div(tstep, clk);
  63. if (tstep > AR933X_UART_CLK_STEP_M)
  64. break;
  65. baudrate = ar933x_serial_get_baud(clk, tscale, tstep);
  66. diff = abs(baudrate - baud);
  67. if (diff < min_diff) {
  68. min_diff = diff;
  69. *scale = tscale;
  70. *step = tstep;
  71. }
  72. }
  73. }
  74. static int ar933x_serial_setbrg(struct udevice *dev, int baudrate)
  75. {
  76. struct ar933x_serial_priv *priv = dev_get_priv(dev);
  77. u32 val, scale, step;
  78. val = get_serial_clock();
  79. ar933x_serial_get_scale_step(val, baudrate, &scale, &step);
  80. val = (scale & AR933X_UART_CLK_SCALE_M)
  81. << AR933X_UART_CLK_SCALE_S;
  82. val |= (step & AR933X_UART_CLK_STEP_M)
  83. << AR933X_UART_CLK_STEP_S;
  84. writel(val, priv->regs + AR933X_UART_CLK_REG);
  85. return 0;
  86. }
  87. static int ar933x_serial_putc(struct udevice *dev, const char c)
  88. {
  89. struct ar933x_serial_priv *priv = dev_get_priv(dev);
  90. u32 data;
  91. data = readl(priv->regs + AR933X_UART_DATA_REG);
  92. if (!(data & AR933X_UART_DATA_TX_CSR))
  93. return -EAGAIN;
  94. data = (u32)c | AR933X_UART_DATA_TX_CSR;
  95. writel(data, priv->regs + AR933X_UART_DATA_REG);
  96. return 0;
  97. }
  98. static int ar933x_serial_getc(struct udevice *dev)
  99. {
  100. struct ar933x_serial_priv *priv = dev_get_priv(dev);
  101. u32 data;
  102. data = readl(priv->regs + AR933X_UART_DATA_REG);
  103. if (!(data & AR933X_UART_DATA_RX_CSR))
  104. return -EAGAIN;
  105. writel(AR933X_UART_DATA_RX_CSR, priv->regs + AR933X_UART_DATA_REG);
  106. return data & AR933X_UART_DATA_TX_RX_MASK;
  107. }
  108. static int ar933x_serial_pending(struct udevice *dev, bool input)
  109. {
  110. struct ar933x_serial_priv *priv = dev_get_priv(dev);
  111. u32 data;
  112. data = readl(priv->regs + AR933X_UART_DATA_REG);
  113. if (input)
  114. return (data & AR933X_UART_DATA_RX_CSR) ? 1 : 0;
  115. else
  116. return (data & AR933X_UART_DATA_TX_CSR) ? 0 : 1;
  117. }
  118. static int ar933x_serial_probe(struct udevice *dev)
  119. {
  120. struct ar933x_serial_priv *priv = dev_get_priv(dev);
  121. fdt_addr_t addr;
  122. u32 val;
  123. addr = devfdt_get_addr(dev);
  124. if (addr == FDT_ADDR_T_NONE)
  125. return -EINVAL;
  126. priv->regs = map_physmem(addr, AR933X_UART_SIZE,
  127. MAP_NOCACHE);
  128. /*
  129. * UART controller configuration:
  130. * - no DMA
  131. * - no interrupt
  132. * - DCE mode
  133. * - no flow control
  134. * - set RX ready oride
  135. * - set TX ready oride
  136. */
  137. val = (AR933X_UART_CS_IF_MODE_DCE << AR933X_UART_CS_IF_MODE_S) |
  138. AR933X_UART_CS_TX_RDY_ORIDE | AR933X_UART_CS_RX_RDY_ORIDE;
  139. writel(val, priv->regs + AR933X_UART_CS_REG);
  140. return 0;
  141. }
  142. static const struct dm_serial_ops ar933x_serial_ops = {
  143. .putc = ar933x_serial_putc,
  144. .pending = ar933x_serial_pending,
  145. .getc = ar933x_serial_getc,
  146. .setbrg = ar933x_serial_setbrg,
  147. };
  148. static const struct udevice_id ar933x_serial_ids[] = {
  149. { .compatible = "qca,ar9330-uart" },
  150. { }
  151. };
  152. U_BOOT_DRIVER(serial_ar933x) = {
  153. .name = "serial_ar933x",
  154. .id = UCLASS_SERIAL,
  155. .of_match = ar933x_serial_ids,
  156. .priv_auto_alloc_size = sizeof(struct ar933x_serial_priv),
  157. .probe = ar933x_serial_probe,
  158. .ops = &ar933x_serial_ops,
  159. };
  160. #ifdef CONFIG_DEBUG_UART_AR933X
  161. #include <debug_uart.h>
  162. static inline void _debug_uart_init(void)
  163. {
  164. void __iomem *regs = (void *)CONFIG_DEBUG_UART_BASE;
  165. u32 val, scale, step;
  166. /*
  167. * UART controller configuration:
  168. * - no DMA
  169. * - no interrupt
  170. * - DCE mode
  171. * - no flow control
  172. * - set RX ready oride
  173. * - set TX ready oride
  174. */
  175. val = (AR933X_UART_CS_IF_MODE_DCE << AR933X_UART_CS_IF_MODE_S) |
  176. AR933X_UART_CS_TX_RDY_ORIDE | AR933X_UART_CS_RX_RDY_ORIDE;
  177. writel(val, regs + AR933X_UART_CS_REG);
  178. ar933x_serial_get_scale_step(CONFIG_DEBUG_UART_CLOCK,
  179. CONFIG_BAUDRATE, &scale, &step);
  180. val = (scale & AR933X_UART_CLK_SCALE_M)
  181. << AR933X_UART_CLK_SCALE_S;
  182. val |= (step & AR933X_UART_CLK_STEP_M)
  183. << AR933X_UART_CLK_STEP_S;
  184. writel(val, regs + AR933X_UART_CLK_REG);
  185. }
  186. static inline void _debug_uart_putc(int c)
  187. {
  188. void __iomem *regs = (void *)CONFIG_DEBUG_UART_BASE;
  189. u32 data;
  190. do {
  191. data = readl(regs + AR933X_UART_DATA_REG);
  192. } while (!(data & AR933X_UART_DATA_TX_CSR));
  193. data = (u32)c | AR933X_UART_DATA_TX_CSR;
  194. writel(data, regs + AR933X_UART_DATA_REG);
  195. }
  196. DEBUG_UART_FUNCS
  197. #endif