mpc8641_serdes.c 2.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2010 Freescale Semiconductor, Inc.
  4. */
  5. #include <config.h>
  6. #include <common.h>
  7. #include <asm/io.h>
  8. #include <asm/immap_86xx.h>
  9. #include <asm/fsl_serdes.h>
  10. #define SRDS1_MAX_LANES 4
  11. #define SRDS2_MAX_LANES 4
  12. static u32 serdes1_prtcl_map, serdes2_prtcl_map;
  13. static u8 serdes1_cfg_tbl[][SRDS1_MAX_LANES] = {
  14. [0x2] = {PCIE1, PCIE1, PCIE1, PCIE1},
  15. [0x3] = {PCIE1, PCIE1, PCIE1, PCIE1},
  16. [0x5] = {PCIE1, PCIE1, PCIE1, PCIE1},
  17. [0x6] = {PCIE1, PCIE1, PCIE1, PCIE1},
  18. [0x7] = {PCIE1, PCIE1, PCIE1, PCIE1},
  19. [0xf] = {PCIE1, PCIE1, PCIE1, PCIE1},
  20. };
  21. static u8 serdes2_cfg_tbl[][SRDS2_MAX_LANES] = {
  22. [0x3] = {PCIE2, PCIE2, PCIE2, PCIE2},
  23. [0x5] = {SRIO1, SRIO1, SRIO1, SRIO1},
  24. [0x6] = {SRIO1, SRIO1, SRIO1, SRIO1},
  25. [0x7] = {SRIO1, SRIO1, SRIO1, SRIO1},
  26. [0x9] = {SRIO1, SRIO1, SRIO1, SRIO1},
  27. [0xa] = {SRIO1, SRIO1, SRIO1, SRIO1},
  28. [0xb] = {SRIO1, SRIO1, SRIO1, SRIO1},
  29. [0xe] = {PCIE2, PCIE2, PCIE2, PCIE2},
  30. [0xf] = {PCIE2, PCIE2, PCIE2, PCIE2},
  31. };
  32. int is_serdes_configured(enum srds_prtcl device)
  33. {
  34. int ret;
  35. if (!(serdes1_prtcl_map & (1 << NONE)))
  36. fsl_serdes_init();
  37. ret = (1 << device) & serdes1_prtcl_map;
  38. if (ret)
  39. return ret;
  40. if (!(serdes2_prtcl_map & (1 << NONE)))
  41. fsl_serdes_init();
  42. return (1 << device) & serdes2_prtcl_map;
  43. }
  44. void fsl_serdes_init(void)
  45. {
  46. immap_t *immap = (immap_t *) CONFIG_SYS_CCSRBAR;
  47. ccsr_gur_t *gur = &immap->im_gur;
  48. u32 pordevsr = in_be32(&gur->pordevsr);
  49. u32 srds_cfg = (pordevsr & MPC8641_PORDEVSR_IO_SEL) >>
  50. MPC8641_PORDEVSR_IO_SEL_SHIFT;
  51. int lane;
  52. if (serdes1_prtcl_map & (1 << NONE) &&
  53. serdes2_prtcl_map & (1 << NONE))
  54. return;
  55. debug("PORDEVSR[IO_SEL_SRDS] = %x\n", srds_cfg);
  56. if (srds_cfg >= ARRAY_SIZE(serdes1_cfg_tbl)) {
  57. printf("Invalid PORDEVSR[IO_SEL_SRDS] = %d\n", srds_cfg);
  58. return;
  59. }
  60. for (lane = 0; lane < SRDS1_MAX_LANES; lane++) {
  61. enum srds_prtcl lane_prtcl = serdes1_cfg_tbl[srds_cfg][lane];
  62. serdes1_prtcl_map |= (1 << lane_prtcl);
  63. }
  64. /* Set the first bit to indicate serdes has been initialized */
  65. serdes1_prtcl_map |= (1 << NONE);
  66. if (srds_cfg >= ARRAY_SIZE(serdes2_cfg_tbl)) {
  67. printf("Invalid PORDEVSR[IO_SEL_SRDS] = %d\n", srds_cfg);
  68. return;
  69. }
  70. for (lane = 0; lane < SRDS2_MAX_LANES; lane++) {
  71. enum srds_prtcl lane_prtcl = serdes2_cfg_tbl[srds_cfg][lane];
  72. serdes2_prtcl_map |= (1 << lane_prtcl);
  73. }
  74. /* Set the first bit to indicate serdes has been initialized */
  75. serdes2_prtcl_map |= (1 << NONE);
  76. }