Эхлэл Бүгдийг харах Тусламж
Нэвтрэх
coolsoul
/
u-boot
1
0
Салаа 0
Файлууд Асуудлууд 0 Хуулах хүсэлтүүд 0 Мэдлэгийн сан
Мод: fc46bae2ae
Салаанууд Тагууд
u-boot
/
arch
/
arm
/
include
/
asm
/
arch-rmobile
/
r8a7793.h

r8a7793.h 2.1 KB
Түүх Анхны өгөгдөл

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677 
  1. /*
    2. 

  2.  * arch/arm/include/asm/arch-rmobile/r8a7793.h
    3. 

  3.  *
    4. 

  4.  * Copyright (C) 2014 Renesas Electronics Corporation
    5. 

  5.  *
    6. 

  6.  * SPDX-License-Identifier: GPL-2.0
    7. 

  7.  */
    8. 

  8. 

  9. #ifndef __ASM_ARCH_R8A7793_H
    10. 

  10. #define __ASM_ARCH_R8A7793_H
    11. 

  11. 

  12. #include "rcar-base.h"
    13. 

  13. 

  14. /*
    15. 

  15.  * R8A7793 I/O Addresses
    16. 

  16.  */
    17. 

  17. 

  18. /* SH-I2C */
    19. 

  19. #define CONFIG_SYS_I2C_SH_BASE2	0xE60B0000
    20. 

  20. 

  21. #define DBSC3_1_QOS_R0_BASE	0xE67A1000
    22. 

  22. #define DBSC3_1_QOS_R1_BASE	0xE67A1100
    23. 

  23. #define DBSC3_1_QOS_R2_BASE	0xE67A1200
    24. 

  24. #define DBSC3_1_QOS_R3_BASE	0xE67A1300
    25. 

  25. #define DBSC3_1_QOS_R4_BASE	0xE67A1400
    26. 

  26. #define DBSC3_1_QOS_R5_BASE	0xE67A1500
    27. 

  27. #define DBSC3_1_QOS_R6_BASE	0xE67A1600
    28. 

  28. #define DBSC3_1_QOS_R7_BASE	0xE67A1700
    29. 

  29. #define DBSC3_1_QOS_R8_BASE	0xE67A1800
    30. 

  30. #define DBSC3_1_QOS_R9_BASE	0xE67A1900
    31. 

  31. #define DBSC3_1_QOS_R10_BASE	0xE67A1A00
    32. 

  32. #define DBSC3_1_QOS_R11_BASE	0xE67A1B00
    33. 

  33. #define DBSC3_1_QOS_R12_BASE	0xE67A1C00
    34. 

  34. #define DBSC3_1_QOS_R13_BASE	0xE67A1D00
    35. 

  35. #define DBSC3_1_QOS_R14_BASE	0xE67A1E00
    36. 

  36. #define DBSC3_1_QOS_R15_BASE	0xE67A1F00
    37. 

  37. #define DBSC3_1_QOS_W0_BASE	0xE67A2000
    38. 

  38. #define DBSC3_1_QOS_W1_BASE	0xE67A2100
    39. 

  39. #define DBSC3_1_QOS_W2_BASE	0xE67A2200
    40. 

  40. #define DBSC3_1_QOS_W3_BASE	0xE67A2300
    41. 

  41. #define DBSC3_1_QOS_W4_BASE	0xE67A2400
    42. 

  42. #define DBSC3_1_QOS_W5_BASE	0xE67A2500
    43. 

  43. #define DBSC3_1_QOS_W6_BASE	0xE67A2600
    44. 

  44. #define DBSC3_1_QOS_W7_BASE	0xE67A2700
    45. 

  45. #define DBSC3_1_QOS_W8_BASE	0xE67A2800
    46. 

  46. #define DBSC3_1_QOS_W9_BASE	0xE67A2900
    47. 

  47. #define DBSC3_1_QOS_W10_BASE	0xE67A2A00
    48. 

  48. #define DBSC3_1_QOS_W11_BASE	0xE67A2B00
    49. 

  49. #define DBSC3_1_QOS_W12_BASE	0xE67A2C00
    50. 

  50. #define DBSC3_1_QOS_W13_BASE	0xE67A2D00
    51. 

  51. #define DBSC3_1_QOS_W14_BASE	0xE67A2E00
    52. 

  52. #define DBSC3_1_QOS_W15_BASE	0xE67A2F00
    53. 

  53. 

  54. #define DBSC3_1_DBADJ2		0xE67A00C8
    55. 

  55. 

  56. /*
    57. 

  57.  * R8A7793 I/O Product Information
    58. 

  58.  */
    59. 

  59. 

  60. /* Module stop control/status register bits */
    61. 

  61. #define MSTP0_BITS	0x00640801
    62. 

  62. #define MSTP1_BITS	0x9B6C9B5A
    63. 

  63. #define MSTP2_BITS	0x100D21FC
    64. 

  64. #define MSTP3_BITS	0xF08CD810
    65. 

  65. #define MSTP4_BITS	0x800001C4
    66. 

  66. #define MSTP5_BITS	0x44C00046
    67. 

  67. #define MSTP7_BITS	0x05BFE618
    68. 

  68. #define MSTP8_BITS	0x40C0FE85
    69. 

  69. #define MSTP9_BITS	0xFF979FFF
    70. 

  70. #define MSTP10_BITS	0xFFFEFFE0
    71. 

  71. #define MSTP11_BITS	0x000001C0
    72. 

  72. 

  73. #define R8A7793_CUT_ES2X	2
    74. 

  74. #define IS_R8A7793_ES2() \
    75. 

  75. 	(rmobile_get_cpu_rev_integer() == R8A7793_CUT_ES2X)
    76. 

  76. 

  77. #endif /* __ASM_ARCH_R8A7793_H */
    78.