fpga.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2000, 2001
  4. * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
  5. */
  6. /*
  7. * FPGA support
  8. */
  9. #include <common.h>
  10. #include <command.h>
  11. #include <fpga.h>
  12. #include <fs.h>
  13. #include <malloc.h>
  14. static long do_fpga_get_device(char *arg)
  15. {
  16. long dev = FPGA_INVALID_DEVICE;
  17. char *devstr = env_get("fpga");
  18. if (devstr)
  19. /* Should be strtol to handle -1 cases */
  20. dev = simple_strtol(devstr, NULL, 16);
  21. if (arg)
  22. dev = simple_strtol(arg, NULL, 16);
  23. debug("%s: device = %ld\n", __func__, dev);
  24. return dev;
  25. }
  26. /* Local defines */
  27. enum {
  28. FPGA_NONE = -1,
  29. FPGA_LOAD,
  30. FPGA_LOADB,
  31. FPGA_DUMP,
  32. FPGA_LOADMK,
  33. FPGA_LOADP,
  34. FPGA_LOADBP,
  35. FPGA_LOADFS,
  36. FPGA_LOADS,
  37. };
  38. /*
  39. * Map op to supported operations. We don't use a table since we
  40. * would just have to relocate it from flash anyway.
  41. */
  42. static int fpga_get_op(char *opstr)
  43. {
  44. int op = FPGA_NONE;
  45. if (!strcmp("loadb", opstr))
  46. op = FPGA_LOADB;
  47. else if (!strcmp("load", opstr))
  48. op = FPGA_LOAD;
  49. #if defined(CONFIG_CMD_FPGA_LOADP)
  50. else if (!strcmp("loadp", opstr))
  51. op = FPGA_LOADP;
  52. #endif
  53. #if defined(CONFIG_CMD_FPGA_LOADBP)
  54. else if (!strcmp("loadbp", opstr))
  55. op = FPGA_LOADBP;
  56. #endif
  57. #if defined(CONFIG_CMD_FPGA_LOADFS)
  58. else if (!strcmp("loadfs", opstr))
  59. op = FPGA_LOADFS;
  60. #endif
  61. #if defined(CONFIG_CMD_FPGA_LOADMK)
  62. else if (!strcmp("loadmk", opstr))
  63. op = FPGA_LOADMK;
  64. #endif
  65. else if (!strcmp("dump", opstr))
  66. op = FPGA_DUMP;
  67. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  68. else if (!strcmp("loads", opstr))
  69. op = FPGA_LOADS;
  70. #endif
  71. return op;
  72. }
  73. /* ------------------------------------------------------------------------- */
  74. /* command form:
  75. * fpga <op> <device number> <data addr> <datasize>
  76. * where op is 'load', 'dump', or 'info'
  77. * If there is no device number field, the fpga environment variable is used.
  78. * If there is no data addr field, the fpgadata environment variable is used.
  79. * The info command requires no data address field.
  80. */
  81. int do_fpga(cmd_tbl_t *cmdtp, int flag, int argc, char *const argv[])
  82. {
  83. int op, dev = FPGA_INVALID_DEVICE;
  84. size_t data_size = 0;
  85. void *fpga_data = NULL;
  86. char *devstr = env_get("fpga");
  87. char *datastr = env_get("fpgadata");
  88. int rc = FPGA_FAIL;
  89. #if defined(CONFIG_FIT)
  90. const char *fit_uname = NULL;
  91. ulong fit_addr;
  92. #endif
  93. #if defined(CONFIG_CMD_FPGA_LOADFS)
  94. fpga_fs_info fpga_fsinfo;
  95. fpga_fsinfo.fstype = FS_TYPE_ANY;
  96. #endif
  97. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  98. struct fpga_secure_info fpga_sec_info;
  99. memset(&fpga_sec_info, 0, sizeof(fpga_sec_info));
  100. #endif
  101. if (devstr)
  102. dev = (int) simple_strtoul(devstr, NULL, 16);
  103. if (datastr)
  104. fpga_data = (void *)simple_strtoul(datastr, NULL, 16);
  105. if (argc > 9 || argc < 2) {
  106. debug("%s: Too many or too few args (%d)\n", __func__, argc);
  107. return CMD_RET_USAGE;
  108. }
  109. op = fpga_get_op(argv[1]);
  110. switch (op) {
  111. case FPGA_NONE:
  112. printf("Unknown fpga operation \"%s\"\n", argv[1]);
  113. return CMD_RET_USAGE;
  114. #if defined(CONFIG_CMD_FPGA_LOADFS)
  115. case FPGA_LOADFS:
  116. if (argc < 9)
  117. return CMD_RET_USAGE;
  118. fpga_fsinfo.blocksize = (unsigned int)
  119. simple_strtoul(argv[5], NULL, 16);
  120. fpga_fsinfo.interface = argv[6];
  121. fpga_fsinfo.dev_part = argv[7];
  122. fpga_fsinfo.filename = argv[8];
  123. argc = 5;
  124. break;
  125. #endif
  126. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  127. case FPGA_LOADS:
  128. if (argc < 7)
  129. return CMD_RET_USAGE;
  130. if (argc == 8)
  131. fpga_sec_info.userkey_addr = (u8 *)(uintptr_t)
  132. simple_strtoull(argv[7],
  133. NULL, 16);
  134. fpga_sec_info.encflag = (u8)simple_strtoul(argv[6], NULL, 16);
  135. fpga_sec_info.authflag = (u8)simple_strtoul(argv[5], NULL, 16);
  136. if (fpga_sec_info.authflag >= FPGA_NO_ENC_OR_NO_AUTH &&
  137. fpga_sec_info.encflag >= FPGA_NO_ENC_OR_NO_AUTH) {
  138. puts("ERR: Use <fpga load> for NonSecure bitstream\n");
  139. return CMD_RET_USAGE;
  140. }
  141. if (fpga_sec_info.encflag == FPGA_ENC_USR_KEY &&
  142. !fpga_sec_info.userkey_addr) {
  143. puts("ERR: User key not provided\n");
  144. return CMD_RET_USAGE;
  145. }
  146. argc = 5;
  147. break;
  148. #endif
  149. default:
  150. break;
  151. }
  152. switch (argc) {
  153. case 5: /* fpga <op> <dev> <data> <datasize> */
  154. data_size = simple_strtoul(argv[4], NULL, 16);
  155. if (!data_size) {
  156. puts("Zero data_size\n");
  157. return CMD_RET_USAGE;
  158. }
  159. case 4: /* fpga <op> <dev> <data> */
  160. #if defined(CONFIG_FIT)
  161. if (fit_parse_subimage(argv[3], (ulong)fpga_data,
  162. &fit_addr, &fit_uname)) {
  163. fpga_data = (void *)fit_addr;
  164. debug("* fpga: subimage '%s' from FIT image ",
  165. fit_uname);
  166. debug("at 0x%08lx\n", fit_addr);
  167. } else
  168. #endif
  169. {
  170. fpga_data = (void *)simple_strtoul(argv[3], NULL, 16);
  171. debug("* fpga: cmdline image address = 0x%08lx\n",
  172. (ulong)fpga_data);
  173. }
  174. debug("%s: fpga_data = 0x%lx\n", __func__, (ulong)fpga_data);
  175. if (!fpga_data) {
  176. puts("Zero fpga_data address\n");
  177. return CMD_RET_USAGE;
  178. }
  179. case 3: /* fpga <op> <dev | data addr> */
  180. dev = (int)simple_strtoul(argv[2], NULL, 16);
  181. debug("%s: device = %d\n", __func__, dev);
  182. }
  183. if (dev == FPGA_INVALID_DEVICE) {
  184. puts("FPGA device not specified\n");
  185. return CMD_RET_USAGE;
  186. }
  187. switch (op) {
  188. case FPGA_LOAD:
  189. rc = fpga_load(dev, fpga_data, data_size, BIT_FULL);
  190. break;
  191. #if defined(CONFIG_CMD_FPGA_LOADP)
  192. case FPGA_LOADP:
  193. rc = fpga_load(dev, fpga_data, data_size, BIT_PARTIAL);
  194. break;
  195. #endif
  196. case FPGA_LOADB:
  197. rc = fpga_loadbitstream(dev, fpga_data, data_size, BIT_FULL);
  198. break;
  199. #if defined(CONFIG_CMD_FPGA_LOADBP)
  200. case FPGA_LOADBP:
  201. rc = fpga_loadbitstream(dev, fpga_data, data_size, BIT_PARTIAL);
  202. break;
  203. #endif
  204. #if defined(CONFIG_CMD_FPGA_LOADFS)
  205. case FPGA_LOADFS:
  206. rc = fpga_fsload(dev, fpga_data, data_size, &fpga_fsinfo);
  207. break;
  208. #endif
  209. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  210. case FPGA_LOADS:
  211. rc = fpga_loads(dev, fpga_data, data_size, &fpga_sec_info);
  212. break;
  213. #endif
  214. #if defined(CONFIG_CMD_FPGA_LOADMK)
  215. case FPGA_LOADMK:
  216. switch (genimg_get_format(fpga_data)) {
  217. #if defined(CONFIG_IMAGE_FORMAT_LEGACY)
  218. case IMAGE_FORMAT_LEGACY:
  219. {
  220. image_header_t *hdr =
  221. (image_header_t *)fpga_data;
  222. ulong data;
  223. uint8_t comp;
  224. comp = image_get_comp(hdr);
  225. if (comp == IH_COMP_GZIP) {
  226. #if defined(CONFIG_GZIP)
  227. ulong image_buf = image_get_data(hdr);
  228. data = image_get_load(hdr);
  229. ulong image_size = ~0UL;
  230. if (gunzip((void *)data, ~0UL,
  231. (void *)image_buf,
  232. &image_size) != 0) {
  233. puts("GUNZIP: error\n");
  234. return 1;
  235. }
  236. data_size = image_size;
  237. #else
  238. puts("Gunzip image is not supported\n");
  239. return 1;
  240. #endif
  241. } else {
  242. data = (ulong)image_get_data(hdr);
  243. data_size = image_get_data_size(hdr);
  244. }
  245. rc = fpga_load(dev, (void *)data, data_size,
  246. BIT_FULL);
  247. }
  248. break;
  249. #endif
  250. #if defined(CONFIG_FIT)
  251. case IMAGE_FORMAT_FIT:
  252. {
  253. const void *fit_hdr = (const void *)fpga_data;
  254. int noffset;
  255. const void *fit_data;
  256. if (fit_uname == NULL) {
  257. puts("No FIT subimage unit name\n");
  258. return 1;
  259. }
  260. if (!fit_check_format(fit_hdr)) {
  261. puts("Bad FIT image format\n");
  262. return 1;
  263. }
  264. /* get fpga component image node offset */
  265. noffset = fit_image_get_node(fit_hdr,
  266. fit_uname);
  267. if (noffset < 0) {
  268. printf("Can't find '%s' FIT subimage\n",
  269. fit_uname);
  270. return 1;
  271. }
  272. /* verify integrity */
  273. if (!fit_image_verify(fit_hdr, noffset)) {
  274. puts ("Bad Data Hash\n");
  275. return 1;
  276. }
  277. /* get fpga subimage data address and length */
  278. if (fit_image_get_data(fit_hdr, noffset,
  279. &fit_data, &data_size)) {
  280. puts("Fpga subimage data not found\n");
  281. return 1;
  282. }
  283. rc = fpga_load(dev, fit_data, data_size,
  284. BIT_FULL);
  285. }
  286. break;
  287. #endif
  288. default:
  289. puts("** Unknown image type\n");
  290. rc = FPGA_FAIL;
  291. break;
  292. }
  293. break;
  294. #endif
  295. case FPGA_DUMP:
  296. rc = fpga_dump(dev, fpga_data, data_size);
  297. break;
  298. default:
  299. printf("Unknown operation\n");
  300. return CMD_RET_USAGE;
  301. }
  302. return rc;
  303. }
  304. static int do_fpga_info(cmd_tbl_t *cmdtp, int flag, int argc,
  305. char * const argv[])
  306. {
  307. long dev = do_fpga_get_device(argv[0]);
  308. return fpga_info(dev);
  309. }
  310. static cmd_tbl_t fpga_commands[] = {
  311. U_BOOT_CMD_MKENT(info, 1, 1, do_fpga_info, "", ""),
  312. };
  313. static int do_fpga_wrapper(cmd_tbl_t *cmdtp, int flag, int argc,
  314. char *const argv[])
  315. {
  316. cmd_tbl_t *fpga_cmd;
  317. int ret;
  318. if (argc < 2)
  319. return CMD_RET_USAGE;
  320. fpga_cmd = find_cmd_tbl(argv[1], fpga_commands,
  321. ARRAY_SIZE(fpga_commands));
  322. /* This should be removed when all functions are converted */
  323. if (!fpga_cmd)
  324. return do_fpga(cmdtp, flag, argc, argv);
  325. /* FIXME This can't be reached till all functions are converted */
  326. if (!fpga_cmd) {
  327. debug("fpga: non existing command\n");
  328. return CMD_RET_USAGE;
  329. }
  330. argc -= 2;
  331. argv += 2;
  332. if (argc > fpga_cmd->maxargs) {
  333. debug("fpga: more parameters passed\n");
  334. return CMD_RET_USAGE;
  335. }
  336. ret = fpga_cmd->cmd(fpga_cmd, flag, argc, argv);
  337. return cmd_process_error(fpga_cmd, ret);
  338. }
  339. #if defined(CONFIG_CMD_FPGA_LOADFS) || defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  340. U_BOOT_CMD(fpga, 9, 1, do_fpga_wrapper,
  341. #else
  342. U_BOOT_CMD(fpga, 6, 1, do_fpga_wrapper,
  343. #endif
  344. "loadable FPGA image support",
  345. "[operation type] [device number] [image address] [image size]\n"
  346. "fpga operations:\n"
  347. " dump\t[dev] [address] [size]\tLoad device to memory buffer\n"
  348. " info\t[dev]\t\t\tlist known device information\n"
  349. " load\t[dev] [address] [size]\tLoad device from memory buffer\n"
  350. #if defined(CONFIG_CMD_FPGA_LOADP)
  351. " loadp\t[dev] [address] [size]\t"
  352. "Load device from memory buffer with partial bitstream\n"
  353. #endif
  354. " loadb\t[dev] [address] [size]\t"
  355. "Load device from bitstream buffer (Xilinx only)\n"
  356. #if defined(CONFIG_CMD_FPGA_LOADBP)
  357. " loadbp\t[dev] [address] [size]\t"
  358. "Load device from bitstream buffer with partial bitstream"
  359. "(Xilinx only)\n"
  360. #endif
  361. #if defined(CONFIG_CMD_FPGA_LOADFS)
  362. "Load device from filesystem (FAT by default) (Xilinx only)\n"
  363. " loadfs [dev] [address] [image size] [blocksize] <interface>\n"
  364. " [<dev[:part]>] <filename>\n"
  365. #endif
  366. #if defined(CONFIG_CMD_FPGA_LOADMK)
  367. " loadmk [dev] [address]\tLoad device generated with mkimage"
  368. #if defined(CONFIG_FIT)
  369. "\n"
  370. "\tFor loadmk operating on FIT format uImage address must include\n"
  371. "\tsubimage unit name in the form of addr:<subimg_uname>"
  372. #endif
  373. #endif
  374. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  375. "Load encrypted bitstream (Xilinx only)\n"
  376. " loads [dev] [address] [size] [auth-OCM-0/DDR-1/noauth-2]\n"
  377. " [enc-devkey(0)/userkey(1)/nenc(2) [Userkey address]\n"
  378. "Loads the secure bistreams(authenticated/encrypted/both\n"
  379. "authenticated and encrypted) of [size] from [address].\n"
  380. "The auth-OCM/DDR flag specifies to perform authentication\n"
  381. "in OCM or in DDR. 0 for OCM, 1 for DDR, 2 for no authentication.\n"
  382. "The enc flag specifies which key to be used for decryption\n"
  383. "0-device key, 1-user key, 2-no encryption.\n"
  384. "The optional Userkey address specifies from which address key\n"
  385. "has to be used for decryption if user key is selected.\n"
  386. "NOTE: the sceure bitstream has to be created using xilinx\n"
  387. "bootgen tool only.\n"
  388. #endif
  389. );