Makefile.build 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446
  1. # ==========================================================================
  2. # Building
  3. # ==========================================================================
  4. # Modified for U-Boot
  5. prefix := tpl
  6. src := $(patsubst $(prefix)/%,%,$(obj))
  7. ifeq ($(obj),$(src))
  8. prefix := spl
  9. src := $(patsubst $(prefix)/%,%,$(obj))
  10. ifeq ($(obj),$(src))
  11. prefix := .
  12. endif
  13. endif
  14. PHONY := __build
  15. __build:
  16. # Init all relevant variables used in kbuild files so
  17. # 1) they have correct type
  18. # 2) they do not inherit any value from the environment
  19. obj-y :=
  20. obj-m :=
  21. lib-y :=
  22. lib-m :=
  23. always :=
  24. targets :=
  25. subdir-y :=
  26. subdir-m :=
  27. EXTRA_AFLAGS :=
  28. EXTRA_CFLAGS :=
  29. EXTRA_CPPFLAGS :=
  30. EXTRA_LDFLAGS :=
  31. asflags-y :=
  32. ccflags-y :=
  33. cppflags-y :=
  34. ldflags-y :=
  35. subdir-asflags-y :=
  36. subdir-ccflags-y :=
  37. # Read auto.conf if it exists, otherwise ignore
  38. # Modified for U-Boot
  39. -include $(prefix)/include/config/auto.conf
  40. -include $(prefix)/include/autoconf.mk
  41. include scripts/Kbuild.include
  42. # For backward compatibility check that these variables do not change
  43. save-cflags := $(CFLAGS)
  44. # The filename Kbuild has precedence over Makefile
  45. kbuild-dir := $(if $(filter /%,$(src)),$(src),$(srctree)/$(src))
  46. kbuild-file := $(if $(wildcard $(kbuild-dir)/Kbuild),$(kbuild-dir)/Kbuild,$(kbuild-dir)/Makefile)
  47. include $(kbuild-file)
  48. # Added for U-Boot
  49. asflags-y += $(PLATFORM_CPPFLAGS)
  50. ccflags-y += $(PLATFORM_CPPFLAGS)
  51. cppflags-y += $(PLATFORM_CPPFLAGS)
  52. # If the save-* variables changed error out
  53. ifeq ($(KBUILD_NOPEDANTIC),)
  54. ifneq ("$(save-cflags)","$(CFLAGS)")
  55. $(error CFLAGS was changed in "$(kbuild-file)". Fix it to use ccflags-y)
  56. endif
  57. endif
  58. include scripts/Makefile.lib
  59. ifdef host-progs
  60. ifneq ($(hostprogs-y),$(host-progs))
  61. $(warning kbuild: $(obj)/Makefile - Usage of host-progs is deprecated. Please replace with hostprogs-y!)
  62. hostprogs-y += $(host-progs)
  63. endif
  64. endif
  65. # Do not include host rules unless needed
  66. ifneq ($(hostprogs-y)$(hostprogs-m),)
  67. include scripts/Makefile.host
  68. endif
  69. # Uncommented for U-Boot
  70. # We need to create output dicrectory for SPL and TPL even for in-tree build
  71. #ifneq ($(KBUILD_SRC),)
  72. # Create output directory if not already present
  73. _dummy := $(shell [ -d $(obj) ] || mkdir -p $(obj))
  74. # Create directories for object files if directory does not exist
  75. # Needed when obj-y := dir/file.o syntax is used
  76. _dummy := $(foreach d,$(obj-dirs), $(shell [ -d $(d) ] || mkdir -p $(d)))
  77. #endif
  78. ifndef obj
  79. $(warning kbuild: Makefile.build is included improperly)
  80. endif
  81. # ===========================================================================
  82. ifneq ($(strip $(lib-y) $(lib-m) $(lib-n) $(lib-)),)
  83. lib-target := $(obj)/lib.a
  84. endif
  85. ifneq ($(strip $(obj-y) $(obj-m) $(obj-n) $(obj-) $(subdir-m) $(lib-target)),)
  86. builtin-target := $(obj)/built-in.o
  87. endif
  88. modorder-target := $(obj)/modules.order
  89. # We keep a list of all modules in $(MODVERDIR)
  90. __build: $(if $(KBUILD_BUILTIN),$(builtin-target) $(lib-target) $(extra-y)) \
  91. $(if $(KBUILD_MODULES),$(obj-m) $(modorder-target)) \
  92. $(subdir-ym) $(always)
  93. @:
  94. # Linus' kernel sanity checking tool
  95. ifneq ($(KBUILD_CHECKSRC),0)
  96. ifeq ($(KBUILD_CHECKSRC),2)
  97. quiet_cmd_force_checksrc = CHECK $<
  98. cmd_force_checksrc = $(CHECK) $(CHECKFLAGS) $(c_flags) $< ;
  99. else
  100. quiet_cmd_checksrc = CHECK $<
  101. cmd_checksrc = $(CHECK) $(CHECKFLAGS) $(c_flags) $< ;
  102. endif
  103. endif
  104. # Do section mismatch analysis for each module/built-in.o
  105. ifdef CONFIG_DEBUG_SECTION_MISMATCH
  106. cmd_secanalysis = ; scripts/mod/modpost $@
  107. endif
  108. # Compile C sources (.c)
  109. # ---------------------------------------------------------------------------
  110. # Default is built-in, unless we know otherwise
  111. modkern_cflags = \
  112. $(if $(part-of-module), \
  113. $(KBUILD_CFLAGS_MODULE) $(CFLAGS_MODULE), \
  114. $(KBUILD_CFLAGS_KERNEL) $(CFLAGS_KERNEL))
  115. quiet_modtag := $(empty) $(empty)
  116. $(real-objs-m) : part-of-module := y
  117. $(real-objs-m:.o=.i) : part-of-module := y
  118. $(real-objs-m:.o=.s) : part-of-module := y
  119. $(real-objs-m:.o=.lst): part-of-module := y
  120. $(real-objs-m) : quiet_modtag := [M]
  121. $(real-objs-m:.o=.i) : quiet_modtag := [M]
  122. $(real-objs-m:.o=.s) : quiet_modtag := [M]
  123. $(real-objs-m:.o=.lst): quiet_modtag := [M]
  124. $(obj-m) : quiet_modtag := [M]
  125. # Default for not multi-part modules
  126. modname = $(basetarget)
  127. $(multi-objs-m) : modname = $(modname-multi)
  128. $(multi-objs-m:.o=.i) : modname = $(modname-multi)
  129. $(multi-objs-m:.o=.s) : modname = $(modname-multi)
  130. $(multi-objs-m:.o=.lst) : modname = $(modname-multi)
  131. $(multi-objs-y) : modname = $(modname-multi)
  132. $(multi-objs-y:.o=.i) : modname = $(modname-multi)
  133. $(multi-objs-y:.o=.s) : modname = $(modname-multi)
  134. $(multi-objs-y:.o=.lst) : modname = $(modname-multi)
  135. quiet_cmd_cc_s_c = CC $(quiet_modtag) $@
  136. cmd_cc_s_c = $(CC) $(c_flags) $(DISABLE_LTO) -fverbose-asm -S -o $@ $<
  137. $(obj)/%.s: $(src)/%.c FORCE
  138. $(call if_changed_dep,cc_s_c)
  139. quiet_cmd_cc_i_c = CPP $(quiet_modtag) $@
  140. cmd_cc_i_c = $(CPP) $(c_flags) -o $@ $<
  141. $(obj)/%.i: $(src)/%.c FORCE
  142. $(call if_changed_dep,cc_i_c)
  143. cmd_gensymtypes = \
  144. $(CPP) -D__GENKSYMS__ $(c_flags) $< | \
  145. $(GENKSYMS) $(if $(1), -T $(2)) \
  146. $(patsubst y,-s _,$(CONFIG_HAVE_UNDERSCORE_SYMBOL_PREFIX)) \
  147. $(if $(KBUILD_PRESERVE),-p) \
  148. -r $(firstword $(wildcard $(2:.symtypes=.symref) /dev/null))
  149. quiet_cmd_cc_symtypes_c = SYM $(quiet_modtag) $@
  150. cmd_cc_symtypes_c = \
  151. set -e; \
  152. $(call cmd_gensymtypes,true,$@) >/dev/null; \
  153. test -s $@ || rm -f $@
  154. $(obj)/%.symtypes : $(src)/%.c FORCE
  155. $(call cmd,cc_symtypes_c)
  156. # C (.c) files
  157. # The C file is compiled and updated dependency information is generated.
  158. # (See cmd_cc_o_c + relevant part of rule_cc_o_c)
  159. quiet_cmd_cc_o_c = CC $(quiet_modtag) $@
  160. ifndef CONFIG_MODVERSIONS
  161. cmd_cc_o_c = $(CC) $(c_flags) -c -o $@ $<
  162. else
  163. # When module versioning is enabled the following steps are executed:
  164. # o compile a .tmp_<file>.o from <file>.c
  165. # o if .tmp_<file>.o doesn't contain a __ksymtab version, i.e. does
  166. # not export symbols, we just rename .tmp_<file>.o to <file>.o and
  167. # are done.
  168. # o otherwise, we calculate symbol versions using the good old
  169. # genksyms on the preprocessed source and postprocess them in a way
  170. # that they are usable as a linker script
  171. # o generate <file>.o from .tmp_<file>.o using the linker to
  172. # replace the unresolved symbols __crc_exported_symbol with
  173. # the actual value of the checksum generated by genksyms
  174. cmd_cc_o_c = $(CC) $(c_flags) -c -o $(@D)/.tmp_$(@F) $<
  175. cmd_modversions = \
  176. if $(OBJDUMP) -h $(@D)/.tmp_$(@F) | grep -q __ksymtab; then \
  177. $(call cmd_gensymtypes,$(KBUILD_SYMTYPES),$(@:.o=.symtypes)) \
  178. > $(@D)/.tmp_$(@F:.o=.ver); \
  179. \
  180. $(LD) $(LDFLAGS) -r -o $@ $(@D)/.tmp_$(@F) \
  181. -T $(@D)/.tmp_$(@F:.o=.ver); \
  182. rm -f $(@D)/.tmp_$(@F) $(@D)/.tmp_$(@F:.o=.ver); \
  183. else \
  184. mv -f $(@D)/.tmp_$(@F) $@; \
  185. fi;
  186. endif
  187. ifdef CONFIG_FTRACE_MCOUNT_RECORD
  188. ifdef BUILD_C_RECORDMCOUNT
  189. ifeq ("$(origin RECORDMCOUNT_WARN)", "command line")
  190. RECORDMCOUNT_FLAGS = -w
  191. endif
  192. # Due to recursion, we must skip empty.o.
  193. # The empty.o file is created in the make process in order to determine
  194. # the target endianness and word size. It is made before all other C
  195. # files, including recordmcount.
  196. sub_cmd_record_mcount = \
  197. if [ $(@) != "scripts/mod/empty.o" ]; then \
  198. $(objtree)/scripts/recordmcount $(RECORDMCOUNT_FLAGS) "$(@)"; \
  199. fi;
  200. recordmcount_source := $(srctree)/scripts/recordmcount.c \
  201. $(srctree)/scripts/recordmcount.h
  202. else
  203. sub_cmd_record_mcount = set -e ; perl $(srctree)/scripts/recordmcount.pl "$(ARCH)" \
  204. "$(if $(CONFIG_CPU_BIG_ENDIAN),big,little)" \
  205. "$(if $(CONFIG_64BIT),64,32)" \
  206. "$(OBJDUMP)" "$(OBJCOPY)" "$(CC) $(KBUILD_CFLAGS)" \
  207. "$(LD)" "$(NM)" "$(RM)" "$(MV)" \
  208. "$(if $(part-of-module),1,0)" "$(@)";
  209. recordmcount_source := $(srctree)/scripts/recordmcount.pl
  210. endif
  211. cmd_record_mcount = \
  212. if [ "$(findstring -pg,$(_c_flags))" = "-pg" ]; then \
  213. $(sub_cmd_record_mcount) \
  214. fi;
  215. endif
  216. define rule_cc_o_c
  217. $(call echo-cmd,checksrc) $(cmd_checksrc) \
  218. $(call echo-cmd,cc_o_c) $(cmd_cc_o_c); \
  219. $(cmd_modversions) \
  220. $(call echo-cmd,record_mcount) \
  221. $(cmd_record_mcount) \
  222. scripts/basic/fixdep $(depfile) $@ '$(call make-cmd,cc_o_c)' > \
  223. $(dot-target).tmp; \
  224. rm -f $(depfile); \
  225. mv -f $(dot-target).tmp $(dot-target).cmd
  226. endef
  227. # Built-in and composite module parts
  228. $(obj)/%.o: $(src)/%.c $(recordmcount_source) FORCE
  229. $(call cmd,force_checksrc)
  230. $(call if_changed_rule,cc_o_c)
  231. # Single-part modules are special since we need to mark them in $(MODVERDIR)
  232. $(single-used-m): $(obj)/%.o: $(src)/%.c $(recordmcount_source) FORCE
  233. $(call cmd,force_checksrc)
  234. $(call if_changed_rule,cc_o_c)
  235. @{ echo $(@:.o=.ko); echo $@; } > $(MODVERDIR)/$(@F:.o=.mod)
  236. quiet_cmd_cc_lst_c = MKLST $@
  237. cmd_cc_lst_c = $(CC) $(c_flags) -g -c -o $*.o $< && \
  238. $(CONFIG_SHELL) $(srctree)/scripts/makelst $*.o \
  239. System.map $(OBJDUMP) > $@
  240. $(obj)/%.lst: $(src)/%.c FORCE
  241. $(call if_changed_dep,cc_lst_c)
  242. # Compile assembler sources (.S)
  243. # ---------------------------------------------------------------------------
  244. modkern_aflags := $(KBUILD_AFLAGS_KERNEL) $(AFLAGS_KERNEL)
  245. $(real-objs-m) : modkern_aflags := $(KBUILD_AFLAGS_MODULE) $(AFLAGS_MODULE)
  246. $(real-objs-m:.o=.s): modkern_aflags := $(KBUILD_AFLAGS_MODULE) $(AFLAGS_MODULE)
  247. quiet_cmd_as_s_S = CPP $(quiet_modtag) $@
  248. cmd_as_s_S = $(CPP) $(a_flags) -o $@ $<
  249. $(obj)/%.s: $(src)/%.S FORCE
  250. $(call if_changed_dep,as_s_S)
  251. quiet_cmd_as_o_S = AS $(quiet_modtag) $@
  252. cmd_as_o_S = $(CC) $(a_flags) -c -o $@ $<
  253. $(obj)/%.o: $(src)/%.S FORCE
  254. $(call if_changed_dep,as_o_S)
  255. targets += $(real-objs-y) $(real-objs-m) $(lib-y)
  256. targets += $(extra-y) $(MAKECMDGOALS) $(always)
  257. # Linker scripts preprocessor (.lds.S -> .lds)
  258. # ---------------------------------------------------------------------------
  259. quiet_cmd_cpp_lds_S = LDS $@
  260. cmd_cpp_lds_S = $(CPP) $(cpp_flags) -P -C -U$(ARCH) \
  261. -D__ASSEMBLY__ -DLINKER_SCRIPT -o $@ $<
  262. $(obj)/%.lds: $(src)/%.lds.S FORCE
  263. $(call if_changed_dep,cpp_lds_S)
  264. # ASN.1 grammar
  265. # ---------------------------------------------------------------------------
  266. quiet_cmd_asn1_compiler = ASN.1 $@
  267. cmd_asn1_compiler = $(objtree)/scripts/asn1_compiler $< \
  268. $(subst .h,.c,$@) $(subst .c,.h,$@)
  269. .PRECIOUS: $(objtree)/$(obj)/%-asn1.c $(objtree)/$(obj)/%-asn1.h
  270. $(obj)/%-asn1.c $(obj)/%-asn1.h: $(src)/%.asn1 $(objtree)/scripts/asn1_compiler
  271. $(call cmd,asn1_compiler)
  272. # Build the compiled-in targets
  273. # ---------------------------------------------------------------------------
  274. # To build objects in subdirs, we need to descend into the directories
  275. $(sort $(subdir-obj-y)): $(subdir-ym) ;
  276. #
  277. # Rule to compile a set of .o files into one .o file
  278. #
  279. ifdef builtin-target
  280. quiet_cmd_link_o_target = LD $@
  281. # If the list of objects to link is empty, just create an empty built-in.o
  282. cmd_link_o_target = $(if $(strip $(obj-y)),\
  283. $(LD) $(ld_flags) -r -o $@ $(filter $(obj-y), $^) \
  284. $(cmd_secanalysis),\
  285. rm -f $@; $(AR) rcs$(KBUILD_ARFLAGS) $@)
  286. $(builtin-target): $(obj-y) FORCE
  287. $(call if_changed,link_o_target)
  288. targets += $(builtin-target)
  289. endif # builtin-target
  290. #
  291. # Rule to create modules.order file
  292. #
  293. # Create commands to either record .ko file or cat modules.order from
  294. # a subdirectory
  295. modorder-cmds = \
  296. $(foreach m, $(modorder), \
  297. $(if $(filter %/modules.order, $m), \
  298. cat $m;, echo kernel/$m;))
  299. $(modorder-target): $(subdir-ym) FORCE
  300. $(Q)(cat /dev/null; $(modorder-cmds)) > $@
  301. #
  302. # Rule to compile a set of .o files into one .a file
  303. #
  304. ifdef lib-target
  305. quiet_cmd_link_l_target = AR $@
  306. cmd_link_l_target = rm -f $@; $(AR) rcs$(KBUILD_ARFLAGS) $@ $(lib-y)
  307. $(lib-target): $(lib-y) FORCE
  308. $(call if_changed,link_l_target)
  309. targets += $(lib-target)
  310. endif
  311. #
  312. # Rule to link composite objects
  313. #
  314. # Composite objects are specified in kbuild makefile as follows:
  315. # <composite-object>-objs := <list of .o files>
  316. # or
  317. # <composite-object>-y := <list of .o files>
  318. link_multi_deps = \
  319. $(filter $(addprefix $(obj)/, \
  320. $($(subst $(obj)/,,$(@:.o=-objs))) \
  321. $($(subst $(obj)/,,$(@:.o=-y)))), $^)
  322. quiet_cmd_link_multi-y = LD $@
  323. cmd_link_multi-y = $(LD) $(ld_flags) -r -o $@ $(link_multi_deps) $(cmd_secanalysis)
  324. quiet_cmd_link_multi-m = LD [M] $@
  325. cmd_link_multi-m = $(cmd_link_multi-y)
  326. # We would rather have a list of rules like
  327. # foo.o: $(foo-objs)
  328. # but that's not so easy, so we rather make all composite objects depend
  329. # on the set of all their parts
  330. $(multi-used-y) : %.o: $(multi-objs-y) FORCE
  331. $(call if_changed,link_multi-y)
  332. $(multi-used-m) : %.o: $(multi-objs-m) FORCE
  333. $(call if_changed,link_multi-m)
  334. @{ echo $(@:.o=.ko); echo $(link_multi_deps); } > $(MODVERDIR)/$(@F:.o=.mod)
  335. targets += $(multi-used-y) $(multi-used-m)
  336. # Descending
  337. # ---------------------------------------------------------------------------
  338. PHONY += $(subdir-ym)
  339. $(subdir-ym):
  340. $(Q)$(MAKE) $(build)=$@
  341. # Add FORCE to the prequisites of a target to force it to be always rebuilt.
  342. # ---------------------------------------------------------------------------
  343. PHONY += FORCE
  344. FORCE:
  345. # Read all saved command lines and dependencies for the $(targets) we
  346. # may be building above, using $(if_changed{,_dep}). As an
  347. # optimization, we don't need to read them if the target does not
  348. # exist, we will rebuild anyway in that case.
  349. targets := $(wildcard $(sort $(targets)))
  350. cmd_files := $(wildcard $(foreach f,$(targets),$(dir $(f)).$(notdir $(f)).cmd))
  351. ifneq ($(cmd_files),)
  352. include $(cmd_files)
  353. endif
  354. # Declare the contents of the .PHONY variable as phony. We keep that
  355. # information in a variable se we can use it in if_changed and friends.
  356. .PHONY: $(PHONY)