pmu.c 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. /*
  2. * Copyright (c) 2011 The Chromium OS Authors.
  3. * (C) Copyright 2010,2011 NVIDIA Corporation <www.nvidia.com>
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #include <common.h>
  8. #include <tps6586x.h>
  9. #include <asm/io.h>
  10. #include <asm/arch/tegra.h>
  11. #include <asm/arch-tegra/ap.h>
  12. #include <asm/arch-tegra/tegra_i2c.h>
  13. #include <asm/arch-tegra/sys_proto.h>
  14. #define VDD_CORE_NOMINAL_T25 0x17 /* 1.3v */
  15. #define VDD_CPU_NOMINAL_T25 0x10 /* 1.125v */
  16. #define VDD_CORE_NOMINAL_T20 0x16 /* 1.275v */
  17. #define VDD_CPU_NOMINAL_T20 0x0f /* 1.1v */
  18. #define VDD_RELATION 0x02 /* 50mv */
  19. #define VDD_TRANSITION_STEP 0x06 /* 150mv */
  20. #define VDD_TRANSITION_RATE 0x06 /* 3.52mv/us */
  21. int pmu_set_nominal(void)
  22. {
  23. int core, cpu, bus;
  24. /* by default, the table has been filled with T25 settings */
  25. switch (tegra_get_chip_sku()) {
  26. case TEGRA_SOC_T20:
  27. core = VDD_CORE_NOMINAL_T20;
  28. cpu = VDD_CPU_NOMINAL_T20;
  29. break;
  30. case TEGRA_SOC_T25:
  31. core = VDD_CORE_NOMINAL_T25;
  32. cpu = VDD_CPU_NOMINAL_T25;
  33. break;
  34. default:
  35. debug("%s: Unknown SKU id\n", __func__);
  36. return -1;
  37. }
  38. bus = tegra_i2c_get_dvc_bus_num();
  39. if (bus == -1) {
  40. debug("%s: Cannot find DVC I2C bus\n", __func__);
  41. return -1;
  42. }
  43. tps6586x_init(bus);
  44. tps6586x_set_pwm_mode(TPS6586X_PWM_SM1);
  45. return tps6586x_adjust_sm0_sm1(core, cpu, VDD_TRANSITION_STEP,
  46. VDD_TRANSITION_RATE, VDD_RELATION);
  47. }