Kconfig 2.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. #
  2. # Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
  3. #
  4. # SPDX-License-Identifier: GPL-2.0+
  5. #
  6. if VENDOR_INTEL
  7. choice
  8. prompt "Mainboard model"
  9. optional
  10. config TARGET_BAYLEYBAY
  11. bool "Bayley Bay"
  12. help
  13. This is the Intel Bayley Bay Customer Reference Board. It contains an
  14. Intel quad-core Atom Processor E3800 with dual-channel DDR3L SODIMM
  15. 4GB memory, HDMI/DP/VGA display, HD audio, SATA, USB2, USB3, SD, eMMC,
  16. PCIe and some other sensor interfaces.
  17. config TARGET_CROWNBAY
  18. bool "Crown Bay"
  19. help
  20. This is the Intel Crown Bay Customer Reference Board. It contains
  21. the Intel Atom Processor E6xx populated on the COM Express module
  22. with 1GB DDR2 soldered down memory and a carrier board with the
  23. Intel Platform Controller Hub EG20T, other system components and
  24. peripheral connectors for PCIe/SATA/USB/LAN/SD/UART/Audio/LVDS.
  25. config TARGET_GALILEO
  26. bool "Galileo"
  27. help
  28. This is the Intel Galileo board, which is the first in a family of
  29. Arduino-certified development and prototyping boards based on Intel
  30. architecture. It includes an Intel Quark SoC X1000 processor, a 32-bit
  31. single-core, single-thread, Intel Pentium processor instrunction set
  32. architecture (ISA) compatible, operating at speeds up to 400Mhz,
  33. along with 256MB DDR3 memory. It supports a wide range of industry
  34. standard I/O interfaces, including a full-sized mini-PCIe slot,
  35. one 100Mb Ethernet port, a microSD card slot, a USB host port and
  36. a USB client port.
  37. config TARGET_MINNOWMAX
  38. bool "Minnowboard MAX"
  39. help
  40. This is the Intel Minnowboard MAX. It contains an Atom E3800
  41. processor in a small form factor with Ethernet, micro-SD, USB 2,
  42. USB 3, SATA, serial console, some GPIOs and HDMI 1.3 video out.
  43. It requires some binary blobs - see README.x86 for details.
  44. Note that PCIE_ECAM_BASE is set up by the FSP so the value used
  45. by U-Boot matches that value.
  46. endchoice
  47. source "board/intel/bayleybay/Kconfig"
  48. source "board/intel/crownbay/Kconfig"
  49. source "board/intel/galileo/Kconfig"
  50. source "board/intel/minnowmax/Kconfig"
  51. endif