regmap.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2015 Google, Inc
  4. */
  5. #include <common.h>
  6. #include <dm.h>
  7. #include <mapmem.h>
  8. #include <regmap.h>
  9. #include <syscon.h>
  10. #include <asm/test.h>
  11. #include <dm/test.h>
  12. #include <test/ut.h>
  13. /* Base test of register maps */
  14. static int dm_test_regmap_base(struct unit_test_state *uts)
  15. {
  16. struct udevice *dev;
  17. struct regmap *map;
  18. ofnode node;
  19. int i;
  20. ut_assertok(uclass_get_device(UCLASS_SYSCON, 0, &dev));
  21. map = syscon_get_regmap(dev);
  22. ut_assertok_ptr(map);
  23. ut_asserteq(1, map->range_count);
  24. ut_asserteq(0x10, map->ranges[0].start);
  25. ut_asserteq(16, map->ranges[0].size);
  26. ut_asserteq(0x10, map_to_sysmem(regmap_get_range(map, 0)));
  27. ut_assertok(uclass_get_device(UCLASS_SYSCON, 1, &dev));
  28. map = syscon_get_regmap(dev);
  29. ut_assertok_ptr(map);
  30. ut_asserteq(4, map->range_count);
  31. ut_asserteq(0x20, map->ranges[0].start);
  32. for (i = 0; i < 4; i++) {
  33. const unsigned long addr = 0x20 + 8 * i;
  34. ut_asserteq(addr, map->ranges[i].start);
  35. ut_asserteq(5 + i, map->ranges[i].size);
  36. ut_asserteq(addr, map_to_sysmem(regmap_get_range(map, i)));
  37. }
  38. /* Check that we can't pretend a different device is a syscon */
  39. ut_assertok(uclass_get_device(UCLASS_I2C, 0, &dev));
  40. map = syscon_get_regmap(dev);
  41. ut_asserteq_ptr(ERR_PTR(-ENOEXEC), map);
  42. /* A different device can be a syscon by using Linux-compat API */
  43. node = ofnode_path("/syscon@2");
  44. ut_assert(ofnode_valid(node));
  45. map = syscon_node_to_regmap(node);
  46. ut_assertok_ptr(map);
  47. ut_asserteq(4, map->range_count);
  48. ut_asserteq(0x40, map->ranges[0].start);
  49. for (i = 0; i < 4; i++) {
  50. const unsigned long addr = 0x40 + 8 * i;
  51. ut_asserteq(addr, map->ranges[i].start);
  52. ut_asserteq(5 + i, map->ranges[i].size);
  53. ut_asserteq(addr, map_to_sysmem(regmap_get_range(map, i)));
  54. }
  55. return 0;
  56. }
  57. DM_TEST(dm_test_regmap_base, DM_TESTF_SCAN_PDATA | DM_TESTF_SCAN_FDT);
  58. /* Test we can access a regmap through syscon */
  59. static int dm_test_regmap_syscon(struct unit_test_state *uts)
  60. {
  61. struct regmap *map;
  62. map = syscon_get_regmap_by_driver_data(SYSCON0);
  63. ut_assertok_ptr(map);
  64. ut_asserteq(1, map->range_count);
  65. map = syscon_get_regmap_by_driver_data(SYSCON1);
  66. ut_assertok_ptr(map);
  67. ut_asserteq(4, map->range_count);
  68. map = syscon_get_regmap_by_driver_data(SYSCON_COUNT);
  69. ut_asserteq_ptr(ERR_PTR(-ENODEV), map);
  70. ut_asserteq(0x10, map_to_sysmem(syscon_get_first_range(SYSCON0)));
  71. ut_asserteq(0x20, map_to_sysmem(syscon_get_first_range(SYSCON1)));
  72. ut_asserteq_ptr(ERR_PTR(-ENODEV),
  73. syscon_get_first_range(SYSCON_COUNT));
  74. return 0;
  75. }
  76. DM_TEST(dm_test_regmap_syscon, DM_TESTF_SCAN_PDATA | DM_TESTF_SCAN_FDT);
  77. /* Read/Write/Modify test */
  78. static int dm_test_regmap_rw(struct unit_test_state *uts)
  79. {
  80. struct udevice *dev;
  81. struct regmap *map;
  82. uint reg;
  83. ut_assertok(uclass_get_device(UCLASS_SYSCON, 0, &dev));
  84. map = syscon_get_regmap(dev);
  85. ut_assertok_ptr(map);
  86. ut_assertok(regmap_write(map, 0, 0xcacafafa));
  87. ut_assertok(regmap_write(map, 3, 0x55aa2211));
  88. ut_assertok(regmap_read(map, 0, &reg));
  89. ut_assertok(regmap_read(map, 3, &reg));
  90. ut_assertok(regmap_update_bits(map, 0, 0xff00ff00, 0x55aa2211));
  91. ut_assertok(regmap_update_bits(map, 3, 0x00ff00ff, 0xcacafada));
  92. return 0;
  93. }
  94. DM_TEST(dm_test_regmap_rw, DM_TESTF_SCAN_PDATA | DM_TESTF_SCAN_FDT);
  95. /* Get/Set test */
  96. static int dm_test_regmap_getset(struct unit_test_state *uts)
  97. {
  98. struct udevice *dev;
  99. struct regmap *map;
  100. uint reg;
  101. struct layout {
  102. u32 val0;
  103. u32 val1;
  104. u32 val2;
  105. u32 val3;
  106. };
  107. ut_assertok(uclass_get_device(UCLASS_SYSCON, 0, &dev));
  108. map = syscon_get_regmap(dev);
  109. ut_assertok_ptr(map);
  110. regmap_set(map, struct layout, val0, 0xcacafafa);
  111. regmap_set(map, struct layout, val3, 0x55aa2211);
  112. ut_assertok(regmap_get(map, struct layout, val0, &reg));
  113. ut_assertok(regmap_get(map, struct layout, val3, &reg));
  114. return 0;
  115. }
  116. DM_TEST(dm_test_regmap_getset, DM_TESTF_SCAN_PDATA | DM_TESTF_SCAN_FDT);
  117. /* Read polling test */
  118. static int dm_test_regmap_poll(struct unit_test_state *uts)
  119. {
  120. struct udevice *dev;
  121. struct regmap *map;
  122. uint reg;
  123. unsigned long start;
  124. ut_assertok(uclass_get_device(UCLASS_SYSCON, 0, &dev));
  125. map = syscon_get_regmap(dev);
  126. ut_assertok_ptr(map);
  127. start = get_timer(0);
  128. ut_asserteq(-ETIMEDOUT,
  129. regmap_read_poll_timeout(map, 0, reg,
  130. (reg == 0xcacafafa),
  131. 1, 5 * CONFIG_SYS_HZ));
  132. ut_assert(get_timer(start) > (5 * CONFIG_SYS_HZ));
  133. return 0;
  134. }
  135. DM_TEST(dm_test_regmap_poll, DM_TESTF_SCAN_PDATA | DM_TESTF_SCAN_FDT);