123456789101112131415161718192021 |
- /*
- * (C) Copyright 2014 - 2015 Xilinx, Inc.
- * Michal Simek <michal.simek@xilinx.com>
- *
- * SPDX-License-Identifier: GPL-2.0+
- */
- #ifndef _ASM_ARCH_SYS_PROTO_H
- #define _ASM_ARCH_SYS_PROTO_H
- /* Setup clk for network */
- static inline void zynq_slcr_gem_clk_setup(u32 gem_id, unsigned long clk_rate)
- {
- }
- int zynq_sdhci_init(unsigned long regbase);
- int zynq_slcr_get_mio_pin_status(const char *periph);
- unsigned int zynqmp_get_silicon_version(void);
- #endif /* _ASM_ARCH_SYS_PROTO_H */
|