sbc_init.c 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950
  1. /*
  2. * Copyright (C) 2011-2015 Panasonic Corporation
  3. * Author: Masahiro Yamada <yamada.m@jp.panasonic.com>
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #include <common.h>
  8. #include <asm/io.h>
  9. #include <mach/sbc-regs.h>
  10. #include <mach/sg-regs.h>
  11. void sbc_init(void)
  12. {
  13. u32 tmp;
  14. /* system bus output enable */
  15. tmp = readl(PC0CTRL);
  16. tmp &= 0xfffffcff;
  17. writel(tmp, PC0CTRL);
  18. /*
  19. * Only CS1 is connected to support card.
  20. * BKSZ[1:0] should be set to "01".
  21. */
  22. writel(SBCTRL0_SAVEPIN_PERI_VALUE, SBCTRL10);
  23. writel(SBCTRL1_SAVEPIN_PERI_VALUE, SBCTRL11);
  24. writel(SBCTRL2_SAVEPIN_PERI_VALUE, SBCTRL12);
  25. writel(SBCTRL4_SAVEPIN_PERI_VALUE, SBCTRL14);
  26. if (boot_is_swapped()) {
  27. /*
  28. * Boot Swap On: boot from external NOR/SRAM
  29. * 0x02000000-0x03ffffff is a mirror of 0x00000000-0x01ffffff.
  30. *
  31. * 0x00000000-0x01efffff, 0x02000000-0x03efffff: memory bank
  32. * 0x01f00000-0x01ffffff, 0x03f00000-0x03ffffff: peripherals
  33. */
  34. writel(0x0000bc01, SBBASE0);
  35. } else {
  36. /*
  37. * Boot Swap Off: boot from mask ROM
  38. * 0x00000000-0x01ffffff: mask ROM
  39. * 0x02000000-0x03efffff: memory bank (31MB)
  40. * 0x03f00000-0x03ffffff: peripherals (1MB)
  41. */
  42. writel(0x0000be01, SBBASE0); /* dummy */
  43. writel(0x0200be01, SBBASE1);
  44. }
  45. }