dragonboard820c.dts 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Qualcomm APQ8096 based Dragonboard 820C board device tree source
  4. *
  5. * (C) Copyright 2017 Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@linaro.org>
  6. */
  7. /dts-v1/;
  8. #include "skeleton64.dtsi"
  9. / {
  10. model = "Qualcomm Technologies, Inc. DB820c";
  11. compatible = "arrow,apq8096-db820c", "qcom,apq8096-sbc";
  12. #address-cells = <2>;
  13. #size-cells = <2>;
  14. aliases {
  15. serial0 = &blsp2_uart1;
  16. };
  17. chosen {
  18. stdout-path = "serial0:115200n8";
  19. };
  20. memory {
  21. device_type = "memory";
  22. reg = <0 0x80000000 0 0xc0000000>;
  23. };
  24. psci {
  25. compatible = "arm,psci-1.0";
  26. method = "smc";
  27. };
  28. soc: soc {
  29. #address-cells = <1>;
  30. #size-cells = <1>;
  31. ranges = <0 0 0 0xffffffff>;
  32. compatible = "simple-bus";
  33. gcc: clock-controller@300000 {
  34. compatible = "qcom,gcc-msm8996";
  35. #clock-cells = <1>;
  36. #reset-cells = <1>;
  37. #power-domain-cells = <1>;
  38. reg = <0x300000 0x90000>;
  39. };
  40. blsp2_uart1: serial@75b0000 {
  41. compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
  42. reg = <0x75b0000 0x1000>;
  43. clock = <&gcc 4>;
  44. };
  45. sdhc2: sdhci@74a4900 {
  46. compatible = "qcom,sdhci-msm-v4";
  47. reg = <0x74a4900 0x314>, <0x74a4000 0x800>;
  48. index = <0x0>;
  49. bus-width = <4>;
  50. clock = <&gcc 0>;
  51. clock-frequency = <200000000>;
  52. };
  53. spmi@400f000 {
  54. compatible = "qcom,spmi-pmic-arb";
  55. reg = <0x400f800 0x200>,
  56. <0x4400000 0x400000>,
  57. <0x4c00000 0x400000>;
  58. #address-cells = <0x1>;
  59. #size-cells = <0x1>;
  60. pmic0: pm8994@0 {
  61. compatible = "qcom,spmi-pmic";
  62. reg = <0x0 0x1>;
  63. #address-cells = <0x1>;
  64. #size-cells = <0x1>;
  65. pm8994_pon: pm8994_pon@800 {
  66. compatible = "qcom,pm8994-pwrkey";
  67. reg = <0x800 0x96>;
  68. #gpio-cells = <2>;
  69. gpio-controller;
  70. gpio-bank-name="pm8994_key.";
  71. };
  72. pm8994_gpios: pm8994_gpios@c000 {
  73. compatible = "qcom,pm8994-gpio";
  74. reg = <0xc000 0x400>;
  75. gpio-controller;
  76. gpio-count = <24>;
  77. #gpio-cells = <2>;
  78. gpio-bank-name="pm8994.";
  79. };
  80. };
  81. pmic1: pm8994@1 {
  82. compatible = "qcom,spmi-pmic";
  83. reg = <0x1 0x1>;
  84. #address-cells = <0x1>;
  85. #size-cells = <0x1>;
  86. };
  87. };
  88. };
  89. };
  90. #include "dragonboard820c-uboot.dtsi"