ddr3_training_ip_static.h 876 B

123456789101112131415161718192021222324252627282930
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (C) Marvell International Ltd. and its affiliates
  4. */
  5. #ifndef _DDR3_TRAINING_IP_STATIC_H_
  6. #define _DDR3_TRAINING_IP_STATIC_H_
  7. #include "ddr3_training_ip_def.h"
  8. #include "ddr3_training_ip.h"
  9. struct trip_delay_element {
  10. u32 dqs_delay; /* DQS delay (m_sec) */
  11. u32 ck_delay; /* CK Delay (m_sec) */
  12. };
  13. struct hws_tip_static_config_info {
  14. u32 silicon_delay;
  15. struct trip_delay_element *package_trace_arr;
  16. struct trip_delay_element *board_trace_arr;
  17. };
  18. int ddr3_tip_run_static_alg(u32 dev_num, enum hws_ddr_freq freq);
  19. int ddr3_tip_init_static_config_db(
  20. u32 dev_num, struct hws_tip_static_config_info *static_config_info);
  21. int ddr3_tip_init_specific_reg_config(u32 dev_num,
  22. struct reg_data *reg_config_arr);
  23. int ddr3_tip_static_phy_init_controller(u32 dev_num);
  24. #endif /* _DDR3_TRAINING_IP_STATIC_H_ */