ddr3_training_ip_db.h 621 B

123456789101112131415161718192021222324252627282930313233
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (C) Marvell International Ltd. and its affiliates
  4. */
  5. #ifndef _DDR3_TRAINING_IP_DB_H_
  6. #define _DDR3_TRAINING_IP_DB_H_
  7. enum hws_pattern {
  8. PATTERN_PBS1,
  9. PATTERN_PBS2,
  10. PATTERN_RL,
  11. PATTERN_STATIC_PBS,
  12. PATTERN_KILLER_DQ0,
  13. PATTERN_KILLER_DQ1,
  14. PATTERN_KILLER_DQ2,
  15. PATTERN_KILLER_DQ3,
  16. PATTERN_KILLER_DQ4,
  17. PATTERN_KILLER_DQ5,
  18. PATTERN_KILLER_DQ6,
  19. PATTERN_KILLER_DQ7,
  20. PATTERN_PBS3,
  21. PATTERN_RL2,
  22. PATTERN_TEST,
  23. PATTERN_FULL_SSO0,
  24. PATTERN_FULL_SSO1,
  25. PATTERN_FULL_SSO2,
  26. PATTERN_FULL_SSO3,
  27. PATTERN_VREF,
  28. PATTERN_LIMIT
  29. };
  30. #endif /* _DDR3_TRAINING_IP_DB_H_ */