designware_i2c.h 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2009
  4. * Vipin Kumar, ST Micoelectronics, vipin.kumar@st.com.
  5. */
  6. #ifndef __DW_I2C_H_
  7. #define __DW_I2C_H_
  8. struct i2c_regs {
  9. u32 ic_con; /* 0x00 */
  10. u32 ic_tar; /* 0x04 */
  11. u32 ic_sar; /* 0x08 */
  12. u32 ic_hs_maddr; /* 0x0c */
  13. u32 ic_cmd_data; /* 0x10 */
  14. u32 ic_ss_scl_hcnt; /* 0x14 */
  15. u32 ic_ss_scl_lcnt; /* 0x18 */
  16. u32 ic_fs_scl_hcnt; /* 0x1c */
  17. u32 ic_fs_scl_lcnt; /* 0x20 */
  18. u32 ic_hs_scl_hcnt; /* 0x24 */
  19. u32 ic_hs_scl_lcnt; /* 0x28 */
  20. u32 ic_intr_stat; /* 0x2c */
  21. u32 ic_intr_mask; /* 0x30 */
  22. u32 ic_raw_intr_stat; /* 0x34 */
  23. u32 ic_rx_tl; /* 0x38 */
  24. u32 ic_tx_tl; /* 0x3c */
  25. u32 ic_clr_intr; /* 0x40 */
  26. u32 ic_clr_rx_under; /* 0x44 */
  27. u32 ic_clr_rx_over; /* 0x48 */
  28. u32 ic_clr_tx_over; /* 0x4c */
  29. u32 ic_clr_rd_req; /* 0x50 */
  30. u32 ic_clr_tx_abrt; /* 0x54 */
  31. u32 ic_clr_rx_done; /* 0x58 */
  32. u32 ic_clr_activity; /* 0x5c */
  33. u32 ic_clr_stop_det; /* 0x60 */
  34. u32 ic_clr_start_det; /* 0x64 */
  35. u32 ic_clr_gen_call; /* 0x68 */
  36. u32 ic_enable; /* 0x6c */
  37. u32 ic_status; /* 0x70 */
  38. u32 ic_txflr; /* 0x74 */
  39. u32 ic_rxflr; /* 0x78 */
  40. u32 ic_sda_hold; /* 0x7c */
  41. u32 ic_tx_abrt_source; /* 0x80 */
  42. u8 res1[0x18]; /* 0x84 */
  43. u32 ic_enable_status; /* 0x9c */
  44. };
  45. #if !defined(IC_CLK)
  46. #define IC_CLK 166
  47. #endif
  48. #define NANO_TO_MICRO 1000
  49. /* High and low times in different speed modes (in ns) */
  50. #define MIN_SS_SCL_HIGHTIME 4000
  51. #define MIN_SS_SCL_LOWTIME 4700
  52. #define MIN_FS_SCL_HIGHTIME 600
  53. #define MIN_FS_SCL_LOWTIME 1300
  54. #define MIN_HS_SCL_HIGHTIME 60
  55. #define MIN_HS_SCL_LOWTIME 160
  56. /* Worst case timeout for 1 byte is kept as 2ms */
  57. #define I2C_BYTE_TO (CONFIG_SYS_HZ/500)
  58. #define I2C_STOPDET_TO (CONFIG_SYS_HZ/500)
  59. #define I2C_BYTE_TO_BB (I2C_BYTE_TO * 16)
  60. /* i2c control register definitions */
  61. #define IC_CON_SD 0x0040
  62. #define IC_CON_RE 0x0020
  63. #define IC_CON_10BITADDRMASTER 0x0010
  64. #define IC_CON_10BITADDR_SLAVE 0x0008
  65. #define IC_CON_SPD_MSK 0x0006
  66. #define IC_CON_SPD_SS 0x0002
  67. #define IC_CON_SPD_FS 0x0004
  68. #define IC_CON_SPD_HS 0x0006
  69. #define IC_CON_MM 0x0001
  70. /* i2c target address register definitions */
  71. #define TAR_ADDR 0x0050
  72. /* i2c slave address register definitions */
  73. #define IC_SLAVE_ADDR 0x0002
  74. /* i2c data buffer and command register definitions */
  75. #define IC_CMD 0x0100
  76. #define IC_STOP 0x0200
  77. /* i2c interrupt status register definitions */
  78. #define IC_GEN_CALL 0x0800
  79. #define IC_START_DET 0x0400
  80. #define IC_STOP_DET 0x0200
  81. #define IC_ACTIVITY 0x0100
  82. #define IC_RX_DONE 0x0080
  83. #define IC_TX_ABRT 0x0040
  84. #define IC_RD_REQ 0x0020
  85. #define IC_TX_EMPTY 0x0010
  86. #define IC_TX_OVER 0x0008
  87. #define IC_RX_FULL 0x0004
  88. #define IC_RX_OVER 0x0002
  89. #define IC_RX_UNDER 0x0001
  90. /* fifo threshold register definitions */
  91. #define IC_TL0 0x00
  92. #define IC_TL1 0x01
  93. #define IC_TL2 0x02
  94. #define IC_TL3 0x03
  95. #define IC_TL4 0x04
  96. #define IC_TL5 0x05
  97. #define IC_TL6 0x06
  98. #define IC_TL7 0x07
  99. #define IC_RX_TL IC_TL0
  100. #define IC_TX_TL IC_TL0
  101. /* i2c enable register definitions */
  102. #define IC_ENABLE_0B 0x0001
  103. /* i2c status register definitions */
  104. #define IC_STATUS_SA 0x0040
  105. #define IC_STATUS_MA 0x0020
  106. #define IC_STATUS_RFF 0x0010
  107. #define IC_STATUS_RFNE 0x0008
  108. #define IC_STATUS_TFE 0x0004
  109. #define IC_STATUS_TFNF 0x0002
  110. #define IC_STATUS_ACT 0x0001
  111. /* Speed Selection */
  112. #define IC_SPEED_MODE_STANDARD 1
  113. #define IC_SPEED_MODE_FAST 2
  114. #define IC_SPEED_MODE_MAX 3
  115. #define I2C_MAX_SPEED 3400000
  116. #define I2C_FAST_SPEED 400000
  117. #define I2C_STANDARD_SPEED 100000
  118. #endif /* __DW_I2C_H_ */