stm32.h 2.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. /*
  2. * Copyright (C) 2018, STMicroelectronics - All Rights Reserved
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+ BSD-3-Clause
  5. */
  6. #ifndef _MACH_STM32_H_
  7. #define _MACH_STM32_H_
  8. /*
  9. * Peripheral memory map
  10. * only address used before device tree parsing
  11. */
  12. #define STM32_RCC_BASE 0x50000000
  13. #define STM32_PWR_BASE 0x50001000
  14. #define STM32_DBGMCU_BASE 0x50081000
  15. #define STM32_TZC_BASE 0x5C006000
  16. #define STM32_ETZPC_BASE 0x5C007000
  17. #define STM32_TAMP_BASE 0x5C00A000
  18. #define STM32_SYSRAM_BASE 0x2FFC0000
  19. #define STM32_SYSRAM_SIZE SZ_256K
  20. #define STM32_DDR_BASE 0xC0000000
  21. #define STM32_DDR_SIZE SZ_1G
  22. #ifndef __ASSEMBLY__
  23. /* enumerated used to identify the SYSCON driver instance */
  24. enum {
  25. STM32MP_SYSCON_UNKNOWN,
  26. STM32MP_SYSCON_STGEN,
  27. };
  28. /*
  29. * enumerated for boot interface from Bootrom, used in TAMP_BOOT_CONTEXT
  30. * - boot device = bit 8:4
  31. * - boot instance = bit 3:0
  32. */
  33. #define BOOT_TYPE_MASK 0xF0
  34. #define BOOT_TYPE_SHIFT 4
  35. #define BOOT_INSTANCE_MASK 0x0F
  36. #define BOOT_INSTANCE_SHIFT 0
  37. enum boot_device {
  38. BOOT_FLASH_SD = 0x10,
  39. BOOT_FLASH_SD_1 = 0x11,
  40. BOOT_FLASH_SD_2 = 0x12,
  41. BOOT_FLASH_SD_3 = 0x13,
  42. BOOT_FLASH_EMMC = 0x20,
  43. BOOT_FLASH_EMMC_1 = 0x21,
  44. BOOT_FLASH_EMMC_2 = 0x22,
  45. BOOT_FLASH_EMMC_3 = 0x23,
  46. BOOT_FLASH_NAND = 0x30,
  47. BOOT_FLASH_NAND_FMC = 0x31,
  48. BOOT_FLASH_NOR = 0x40,
  49. BOOT_FLASH_NOR_QSPI = 0x41,
  50. BOOT_SERIAL_UART = 0x50,
  51. BOOT_SERIAL_UART_1 = 0x51,
  52. BOOT_SERIAL_UART_2 = 0x52,
  53. BOOT_SERIAL_UART_3 = 0x53,
  54. BOOT_SERIAL_UART_4 = 0x54,
  55. BOOT_SERIAL_UART_5 = 0x55,
  56. BOOT_SERIAL_UART_6 = 0x56,
  57. BOOT_SERIAL_UART_7 = 0x57,
  58. BOOT_SERIAL_UART_8 = 0x58,
  59. BOOT_SERIAL_USB = 0x60,
  60. BOOT_SERIAL_USB_OTG = 0x62,
  61. };
  62. /* TAMP registers */
  63. #define TAMP_BACKUP_REGISTER(x) (STM32_TAMP_BASE + 0x100 + 4 * x)
  64. #define TAMP_BOOT_CONTEXT TAMP_BACKUP_REGISTER(20)
  65. #define TAMP_BOOT_MODE_MASK GENMASK(15, 8)
  66. #define TAMP_BOOT_MODE_SHIFT 8
  67. #define TAMP_BOOT_DEVICE_MASK GENMASK(7, 4)
  68. #define TAMP_BOOT_INSTANCE_MASK GENMASK(3, 0)
  69. #endif /* __ASSEMBLY__*/
  70. #endif /* _MACH_STM32_H_ */