cpu.c 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113
  1. /*
  2. * Copyright (c) 2016 Google, Inc
  3. *
  4. * SPDX-License-Identifier: GPL-2.0
  5. */
  6. #include <common.h>
  7. #include <dm.h>
  8. #include <errno.h>
  9. #include <asm/cpu_common.h>
  10. #include <asm/intel_regs.h>
  11. #include <asm/lapic.h>
  12. #include <asm/lpc_common.h>
  13. #include <asm/msr.h>
  14. #include <asm/mtrr.h>
  15. #include <asm/post.h>
  16. #include <asm/microcode.h>
  17. DECLARE_GLOBAL_DATA_PTR;
  18. static int report_bist_failure(void)
  19. {
  20. if (gd->arch.bist != 0) {
  21. post_code(POST_BIST_FAILURE);
  22. printf("BIST failed: %08x\n", gd->arch.bist);
  23. return -EFAULT;
  24. }
  25. return 0;
  26. }
  27. int cpu_common_init(void)
  28. {
  29. struct udevice *dev, *lpc;
  30. int ret;
  31. /* Halt if there was a built in self test failure */
  32. ret = report_bist_failure();
  33. if (ret)
  34. return ret;
  35. enable_lapic();
  36. ret = microcode_update_intel();
  37. if (ret && ret != -EEXIST) {
  38. debug("%s: Microcode update failure (err=%d)\n", __func__, ret);
  39. return ret;
  40. }
  41. /* Enable upper 128bytes of CMOS */
  42. writel(1 << 2, RCB_REG(RC));
  43. /* Early chipset init required before RAM init can work */
  44. uclass_first_device(UCLASS_NORTHBRIDGE, &dev);
  45. ret = uclass_first_device(UCLASS_LPC, &lpc);
  46. if (ret)
  47. return ret;
  48. if (!lpc)
  49. return -ENODEV;
  50. /* Cause the SATA device to do its early init */
  51. uclass_first_device(UCLASS_AHCI, &dev);
  52. return 0;
  53. }
  54. int cpu_set_flex_ratio_to_tdp_nominal(void)
  55. {
  56. msr_t flex_ratio, msr;
  57. u8 nominal_ratio;
  58. /* Check for Flex Ratio support */
  59. flex_ratio = msr_read(MSR_FLEX_RATIO);
  60. if (!(flex_ratio.lo & FLEX_RATIO_EN))
  61. return -EINVAL;
  62. /* Check for >0 configurable TDPs */
  63. msr = msr_read(MSR_PLATFORM_INFO);
  64. if (((msr.hi >> 1) & 3) == 0)
  65. return -EINVAL;
  66. /* Use nominal TDP ratio for flex ratio */
  67. msr = msr_read(MSR_CONFIG_TDP_NOMINAL);
  68. nominal_ratio = msr.lo & 0xff;
  69. /* See if flex ratio is already set to nominal TDP ratio */
  70. if (((flex_ratio.lo >> 8) & 0xff) == nominal_ratio)
  71. return 0;
  72. /* Set flex ratio to nominal TDP ratio */
  73. flex_ratio.lo &= ~0xff00;
  74. flex_ratio.lo |= nominal_ratio << 8;
  75. flex_ratio.lo |= FLEX_RATIO_LOCK;
  76. msr_write(MSR_FLEX_RATIO, flex_ratio);
  77. /* Set flex ratio in soft reset data register bits 11:6 */
  78. clrsetbits_le32(RCB_REG(SOFT_RESET_DATA), 0x3f << 6,
  79. (nominal_ratio & 0x3f) << 6);
  80. debug("CPU: Soft reset to set up flex ratio\n");
  81. /* Set soft reset control to use register value */
  82. setbits_le32(RCB_REG(SOFT_RESET_CTRL), 1);
  83. /* Issue warm reset, will be "CPU only" due to soft reset data */
  84. outb(0x0, IO_PORT_RESET);
  85. outb(SYS_RST | RST_CPU, IO_PORT_RESET);
  86. cpu_hlt();
  87. /* Not reached */
  88. return -EINVAL;
  89. }