ddr3_training_leveling.h 435 B

12345678910111213141516
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (C) Marvell International Ltd. and its affiliates
  4. */
  5. #ifndef _DDR3_TRAINING_LEVELING_H_
  6. #define _DDR3_TRAINING_LEVELING_H_
  7. #define MAX_DQ_READ_LEVELING_DELAY 15
  8. int ddr3_tip_print_wl_supp_result(u32 dev_num);
  9. int ddr3_tip_calc_cs_mask(u32 dev_num, u32 if_id, u32 effective_cs,
  10. u32 *cs_mask);
  11. u32 ddr3_tip_max_cs_get(u32 dev_num);
  12. #endif /* _DDR3_TRAINING_LEVELING_H_ */