timer.c 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2008
  4. * Texas Instruments
  5. *
  6. * Richard Woodruff <r-woodruff2@ti.com>
  7. * Syed Moahmmed Khasim <khasim@ti.com>
  8. *
  9. * (C) Copyright 2002
  10. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  11. * Marius Groeger <mgroeger@sysgo.de>
  12. * Alex Zuepke <azu@sysgo.de>
  13. *
  14. * (C) Copyright 2002
  15. * Gary Jennejohn, DENX Software Engineering, <garyj@denx.de>
  16. */
  17. #include <common.h>
  18. #include <asm/io.h>
  19. #include <asm/arch/cpu.h>
  20. #include <asm/arch/clock.h>
  21. DECLARE_GLOBAL_DATA_PTR;
  22. static struct gptimer *timer_base = (struct gptimer *)CONFIG_SYS_TIMERBASE;
  23. /*
  24. * Nothing really to do with interrupts, just starts up a counter.
  25. */
  26. #define TIMER_CLOCK (V_SCLK / (2 << CONFIG_SYS_PTV))
  27. #define TIMER_OVERFLOW_VAL 0xffffffff
  28. #define TIMER_LOAD_VAL 0
  29. int timer_init(void)
  30. {
  31. /* start the counter ticking up, reload value on overflow */
  32. writel(TIMER_LOAD_VAL, &timer_base->tldr);
  33. /* enable timer */
  34. writel((CONFIG_SYS_PTV << 2) | TCLR_PRE | TCLR_AR | TCLR_ST,
  35. &timer_base->tclr);
  36. return 0;
  37. }
  38. /*
  39. * timer without interrupts
  40. */
  41. ulong get_timer(ulong base)
  42. {
  43. return get_timer_masked() - base;
  44. }
  45. /* delay x useconds */
  46. void __udelay(unsigned long usec)
  47. {
  48. long tmo = usec * (TIMER_CLOCK / 1000) / 1000;
  49. unsigned long now, last = readl(&timer_base->tcrr);
  50. while (tmo > 0) {
  51. now = readl(&timer_base->tcrr);
  52. if (last > now) /* count up timer overflow */
  53. tmo -= TIMER_OVERFLOW_VAL - last + now + 1;
  54. else
  55. tmo -= now - last;
  56. last = now;
  57. }
  58. }
  59. ulong get_timer_masked(void)
  60. {
  61. /* current tick value */
  62. ulong now = readl(&timer_base->tcrr) / (TIMER_CLOCK / CONFIG_SYS_HZ);
  63. if (now >= gd->arch.lastinc) { /* normal mode (non roll) */
  64. /* move stamp fordward with absoulte diff ticks */
  65. gd->arch.tbl += (now - gd->arch.lastinc);
  66. } else { /* we have rollover of incrementer */
  67. gd->arch.tbl += ((TIMER_OVERFLOW_VAL / (TIMER_CLOCK /
  68. CONFIG_SYS_HZ)) - gd->arch.lastinc) + now;
  69. }
  70. gd->arch.lastinc = now;
  71. return gd->arch.tbl;
  72. }
  73. /*
  74. * This function is derived from PowerPC code (read timebase as long long).
  75. * On ARM it just returns the timer value.
  76. */
  77. unsigned long long get_ticks(void)
  78. {
  79. return get_timer(0);
  80. }
  81. /*
  82. * This function is derived from PowerPC code (timebase clock frequency).
  83. * On ARM it returns the number of timer ticks per second.
  84. */
  85. ulong get_tbclk(void)
  86. {
  87. return CONFIG_SYS_HZ;
  88. }