ioep-fpga.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232
  1. /*
  2. * (C) Copyright 2014
  3. * Dirk Eibach, Guntermann & Drunck GmbH, eibach@gdsys.de
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #include <common.h>
  8. #include <gdsys_fpga.h>
  9. enum {
  10. UNITTYPE_MAIN_SERVER = 0,
  11. UNITTYPE_MAIN_USER = 1,
  12. UNITTYPE_VIDEO_SERVER = 2,
  13. UNITTYPE_VIDEO_USER = 3,
  14. };
  15. enum {
  16. UNITTYPEPCB_DVI = 0,
  17. UNITTYPEPCB_DP_165 = 1,
  18. UNITTYPEPCB_DP_300 = 2,
  19. UNITTYPEPCB_HDMI = 3,
  20. };
  21. enum {
  22. COMPRESSION_NONE = 0,
  23. COMPRESSION_TYPE1_DELTA = 1,
  24. COMPRESSION_TYPE1_TYPE2_DELTA = 3,
  25. };
  26. enum {
  27. AUDIO_NONE = 0,
  28. AUDIO_TX = 1,
  29. AUDIO_RX = 2,
  30. AUDIO_RXTX = 3,
  31. };
  32. enum {
  33. SYSCLK_147456 = 0,
  34. };
  35. enum {
  36. RAM_DDR2_32 = 0,
  37. RAM_DDR3_32 = 1,
  38. RAM_DDR3_48 = 2,
  39. };
  40. enum {
  41. CARRIER_SPEED_1G = 0,
  42. CARRIER_SPEED_2_5G = 1,
  43. };
  44. bool ioep_fpga_has_osd(unsigned int fpga)
  45. {
  46. u16 fpga_features;
  47. unsigned feature_osd;
  48. FPGA_GET_REG(0, fpga_features, &fpga_features);
  49. feature_osd = fpga_features & (1<<11);
  50. return feature_osd;
  51. }
  52. void ioep_fpga_print_info(unsigned int fpga)
  53. {
  54. u16 versions;
  55. u16 fpga_version;
  56. u16 fpga_features;
  57. unsigned unit_type;
  58. unsigned unit_type_pcb_video;
  59. unsigned feature_compression;
  60. unsigned feature_osd;
  61. unsigned feature_audio;
  62. unsigned feature_sysclock;
  63. unsigned feature_ramconfig;
  64. unsigned feature_carrier_speed;
  65. unsigned feature_carriers;
  66. unsigned feature_video_channels;
  67. FPGA_GET_REG(fpga, versions, &versions);
  68. FPGA_GET_REG(fpga, fpga_version, &fpga_version);
  69. FPGA_GET_REG(fpga, fpga_features, &fpga_features);
  70. unit_type = (versions & 0xf000) >> 12;
  71. unit_type_pcb_video = (versions & 0x01c0) >> 6;
  72. feature_compression = (fpga_features & 0xe000) >> 13;
  73. feature_osd = fpga_features & (1<<11);
  74. feature_audio = (fpga_features & 0x0600) >> 9;
  75. feature_sysclock = (fpga_features & 0x0180) >> 7;
  76. feature_ramconfig = (fpga_features & 0x0060) >> 5;
  77. feature_carrier_speed = fpga_features & (1<<4);
  78. feature_carriers = (fpga_features & 0x000c) >> 2;
  79. feature_video_channels = fpga_features & 0x0003;
  80. switch (unit_type) {
  81. case UNITTYPE_MAIN_SERVER:
  82. case UNITTYPE_MAIN_USER:
  83. printf("Mainchannel");
  84. break;
  85. case UNITTYPE_VIDEO_SERVER:
  86. case UNITTYPE_VIDEO_USER:
  87. printf("Videochannel");
  88. break;
  89. default:
  90. printf("UnitType %d(not supported)", unit_type);
  91. break;
  92. }
  93. switch (unit_type) {
  94. case UNITTYPE_MAIN_SERVER:
  95. case UNITTYPE_VIDEO_SERVER:
  96. printf(" Server");
  97. if (versions & (1<<4))
  98. printf(" UC");
  99. break;
  100. case UNITTYPE_MAIN_USER:
  101. case UNITTYPE_VIDEO_USER:
  102. printf(" User");
  103. break;
  104. default:
  105. break;
  106. }
  107. if (versions & (1<<5))
  108. printf(" Fiber");
  109. else
  110. printf(" CAT");
  111. switch (unit_type_pcb_video) {
  112. case UNITTYPEPCB_DVI:
  113. printf(" DVI,");
  114. break;
  115. case UNITTYPEPCB_DP_165:
  116. printf(" DP 165MPix/s,");
  117. break;
  118. case UNITTYPEPCB_DP_300:
  119. printf(" DP 300MPix/s,");
  120. break;
  121. case UNITTYPEPCB_HDMI:
  122. printf(" HDMI,");
  123. break;
  124. }
  125. printf(" FPGA V %d.%02d\n features:",
  126. fpga_version / 100, fpga_version % 100);
  127. switch (feature_compression) {
  128. case COMPRESSION_NONE:
  129. printf(" no compression");
  130. break;
  131. case COMPRESSION_TYPE1_DELTA:
  132. printf(" type1-deltacompression");
  133. break;
  134. case COMPRESSION_TYPE1_TYPE2_DELTA:
  135. printf(" type1-deltacompression, type2-inlinecompression");
  136. break;
  137. default:
  138. printf(" compression %d(not supported)", feature_compression);
  139. break;
  140. }
  141. printf(", %sosd", feature_osd ? "" : "no ");
  142. switch (feature_audio) {
  143. case AUDIO_NONE:
  144. printf(", no audio");
  145. break;
  146. case AUDIO_TX:
  147. printf(", audio tx");
  148. break;
  149. case AUDIO_RX:
  150. printf(", audio rx");
  151. break;
  152. case AUDIO_RXTX:
  153. printf(", audio rx+tx");
  154. break;
  155. default:
  156. printf(", audio %d(not supported)", feature_audio);
  157. break;
  158. }
  159. puts(",\n ");
  160. switch (feature_sysclock) {
  161. case SYSCLK_147456:
  162. printf("clock 147.456 MHz");
  163. break;
  164. default:
  165. printf("clock %d(not supported)", feature_sysclock);
  166. break;
  167. }
  168. switch (feature_ramconfig) {
  169. case RAM_DDR2_32:
  170. printf(", RAM 32 bit DDR2");
  171. break;
  172. case RAM_DDR3_32:
  173. printf(", RAM 32 bit DDR3");
  174. break;
  175. case RAM_DDR3_48:
  176. printf(", RAM 48 bit DDR3");
  177. break;
  178. default:
  179. printf(", RAM %d(not supported)", feature_ramconfig);
  180. break;
  181. }
  182. printf(", %d carrier(s) %s", feature_carriers,
  183. feature_carrier_speed ? "2.5Gbit/s" : "1Gbit/s");
  184. printf(", %d video channel(s)\n", feature_video_channels);
  185. }