ptrace.h 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107
  1. /*
  2. * linux/include/asm-arm/proc-armv/ptrace.h
  3. *
  4. * Copyright (C) 1996-1999 Russell King
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. #ifndef __ASM_PROC_PTRACE_H
  11. #define __ASM_PROC_PTRACE_H
  12. #define USR26_MODE 0x00
  13. #define FIQ26_MODE 0x01
  14. #define IRQ26_MODE 0x02
  15. #define SVC26_MODE 0x03
  16. #define USR_MODE 0x10
  17. #define FIQ_MODE 0x11
  18. #define IRQ_MODE 0x12
  19. #define SVC_MODE 0x13
  20. #define ABT_MODE 0x17
  21. #define UND_MODE 0x1b
  22. #define SYSTEM_MODE 0x1f
  23. #define MODE_MASK 0x1f
  24. #define T_BIT 0x20
  25. #define F_BIT 0x40
  26. #define I_BIT 0x80
  27. #define CC_V_BIT (1 << 28)
  28. #define CC_C_BIT (1 << 29)
  29. #define CC_Z_BIT (1 << 30)
  30. #define CC_N_BIT (1 << 31)
  31. #define PCMASK 0
  32. #ifndef __ASSEMBLY__
  33. /* this struct defines the way the registers are stored on the
  34. stack during a system call. */
  35. struct pt_regs {
  36. long uregs[18];
  37. };
  38. #define ARM_cpsr uregs[16]
  39. #define ARM_pc uregs[15]
  40. #define ARM_lr uregs[14]
  41. #define ARM_sp uregs[13]
  42. #define ARM_ip uregs[12]
  43. #define ARM_fp uregs[11]
  44. #define ARM_r10 uregs[10]
  45. #define ARM_r9 uregs[9]
  46. #define ARM_r8 uregs[8]
  47. #define ARM_r7 uregs[7]
  48. #define ARM_r6 uregs[6]
  49. #define ARM_r5 uregs[5]
  50. #define ARM_r4 uregs[4]
  51. #define ARM_r3 uregs[3]
  52. #define ARM_r2 uregs[2]
  53. #define ARM_r1 uregs[1]
  54. #define ARM_r0 uregs[0]
  55. #define ARM_ORIG_r0 uregs[17]
  56. #ifdef __KERNEL__
  57. #define user_mode(regs) \
  58. (((regs)->ARM_cpsr & 0xf) == 0)
  59. #ifdef CONFIG_ARM_THUMB
  60. #define thumb_mode(regs) \
  61. (((regs)->ARM_cpsr & T_BIT))
  62. #else
  63. #define thumb_mode(regs) (0)
  64. #endif
  65. #define processor_mode(regs) \
  66. ((regs)->ARM_cpsr & MODE_MASK)
  67. #define interrupts_enabled(regs) \
  68. (!((regs)->ARM_cpsr & I_BIT))
  69. #define fast_interrupts_enabled(regs) \
  70. (!((regs)->ARM_cpsr & F_BIT))
  71. #define condition_codes(regs) \
  72. ((regs)->ARM_cpsr & (CC_V_BIT|CC_C_BIT|CC_Z_BIT|CC_N_BIT))
  73. /* Are the current registers suitable for user mode?
  74. * (used to maintain security in signal handlers)
  75. */
  76. static inline int valid_user_regs(struct pt_regs *regs)
  77. {
  78. if ((regs->ARM_cpsr & 0xf) == 0 &&
  79. (regs->ARM_cpsr & (F_BIT|I_BIT)) == 0)
  80. return 1;
  81. /*
  82. * Force CPSR to something logical...
  83. */
  84. regs->ARM_cpsr &= (CC_V_BIT|CC_C_BIT|CC_Z_BIT|CC_N_BIT|0x10);
  85. return 0;
  86. }
  87. #endif /* __KERNEL__ */
  88. #endif /* __ASSEMBLY__ */
  89. #endif