123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657 |
- /*
- * (C) Copyright 2010
- * Texas Instruments, <www.ti.com>
- * Aneesh V <aneesh@ti.com>
- *
- * SPDX-License-Identifier: GPL-2.0+
- */
- #ifndef _PL310_H_
- #define _PL310_H_
- #include <linux/types.h>
- /* Register bit fields */
- #define PL310_AUX_CTRL_ASSOCIATIVITY_MASK (1 << 16)
- struct pl310_regs {
- u32 pl310_cache_id;
- u32 pl310_cache_type;
- u32 pad1[62];
- u32 pl310_ctrl;
- u32 pl310_aux_ctrl;
- u32 pl310_tag_latency_ctrl;
- u32 pl310_data_latency_ctrl;
- u32 pad2[60];
- u32 pl310_event_cnt_ctrl;
- u32 pl310_event_cnt1_cfg;
- u32 pl310_event_cnt0_cfg;
- u32 pl310_event_cnt1_val;
- u32 pl310_event_cnt0_val;
- u32 pl310_intr_mask;
- u32 pl310_masked_intr_stat;
- u32 pl310_raw_intr_stat;
- u32 pl310_intr_clear;
- u32 pad3[323];
- u32 pl310_cache_sync;
- u32 pad4[15];
- u32 pl310_inv_line_pa;
- u32 pad5[2];
- u32 pl310_inv_way;
- u32 pad6[12];
- u32 pl310_clean_line_pa;
- u32 pad7[1];
- u32 pl310_clean_line_idx;
- u32 pl310_clean_way;
- u32 pad8[12];
- u32 pl310_clean_inv_line_pa;
- u32 pad9[1];
- u32 pl310_clean_inv_line_idx;
- u32 pl310_clean_inv_way;
- };
- void pl310_inval_all(void);
- void pl310_clean_inval_all(void);
- void pl310_inval_range(u32 start, u32 end);
- void pl310_clean_inval_range(u32 start, u32 end);
- #endif
|