emif4.h 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566
  1. /*
  2. * Auther:
  3. * Vaibhav Hiremath <hvaibhav@ti.com>
  4. *
  5. * Copyright (C) 2010
  6. * Texas Instruments Incorporated - http://www.ti.com/
  7. *
  8. * SPDX-License-Identifier: GPL-2.0+
  9. */
  10. #ifndef _EMIF_H_
  11. #define _EMIF_H_
  12. /*
  13. * Configuration values
  14. */
  15. #define EMIF4_TIM1_T_RP (0x3 << 25)
  16. #define EMIF4_TIM1_T_RCD (0x3 << 21)
  17. #define EMIF4_TIM1_T_WR (0x3 << 17)
  18. #define EMIF4_TIM1_T_RAS (0x8 << 12)
  19. #define EMIF4_TIM1_T_RC (0xA << 6)
  20. #define EMIF4_TIM1_T_RRD (0x2 << 3)
  21. #define EMIF4_TIM1_T_WTR (0x2)
  22. #define EMIF4_TIM2_T_XP (0x2 << 28)
  23. #define EMIF4_TIM2_T_ODT (0x0 << 25)
  24. #define EMIF4_TIM2_T_XSNR (0x1C << 16)
  25. #define EMIF4_TIM2_T_XSRD (0xC8 << 6)
  26. #define EMIF4_TIM2_T_RTP (0x1 << 3)
  27. #define EMIF4_TIM2_T_CKE (0x2)
  28. #define EMIF4_TIM3_T_RFC (0x25 << 4)
  29. #define EMIF4_TIM3_T_RAS_MAX (0x7)
  30. #define EMIF4_PWR_IDLE_MODE (0x2 << 30)
  31. #define EMIF4_PWR_DPD_DIS (0x0 << 10)
  32. #define EMIF4_PWR_DPD_EN (0x1 << 10)
  33. #define EMIF4_PWR_LP_MODE (0x0 << 8)
  34. #define EMIF4_PWR_PM_TIM (0x0)
  35. #define EMIF4_INITREF_DIS (0x0 << 31)
  36. #define EMIF4_REFRESH_RATE (0x50F)
  37. #define EMIF4_CFG_SDRAM_TYP (0x2 << 29)
  38. #define EMIF4_CFG_IBANK_POS (0x0 << 27)
  39. #define EMIF4_CFG_DDR_TERM (0x0 << 24)
  40. #define EMIF4_CFG_DDR2_DDQS (0x1 << 23)
  41. #define EMIF4_CFG_DDR_DIS_DLL (0x0 << 20)
  42. #define EMIF4_CFG_SDR_DRV (0x0 << 18)
  43. #define EMIF4_CFG_NARROW_MD (0x0 << 14)
  44. #define EMIF4_CFG_CL (0x5 << 10)
  45. #define EMIF4_CFG_ROWSIZE (0x0 << 7)
  46. #define EMIF4_CFG_IBANK (0x3 << 4)
  47. #define EMIF4_CFG_EBANK (0x0 << 3)
  48. #define EMIF4_CFG_PGSIZE (0x2)
  49. /*
  50. * EMIF4 PHY Control 1 register configuration
  51. */
  52. #define EMIF4_DDR1_EXT_STRB_EN (0x1 << 7)
  53. #define EMIF4_DDR1_EXT_STRB_DIS (0x0 << 7)
  54. #define EMIF4_DDR1_PWRDN_DIS (0x0 << 6)
  55. #define EMIF4_DDR1_PWRDN_EN (0x1 << 6)
  56. #define EMIF4_DDR1_READ_LAT (0x6 << 0)
  57. #endif /* endif _EMIF_H_ */