timer_defs.h 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344
  1. /*
  2. * Copyright (C) 2011 DENX Software Engineering GmbH
  3. * Heiko Schocher <hs@denx.de>
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #ifndef _TIMER_DEFS_H_
  8. #define _TIMER_DEFS_H_
  9. struct davinci_timer {
  10. u_int32_t pid12;
  11. u_int32_t emumgt;
  12. u_int32_t na1;
  13. u_int32_t na2;
  14. u_int32_t tim12;
  15. u_int32_t tim34;
  16. u_int32_t prd12;
  17. u_int32_t prd34;
  18. u_int32_t tcr;
  19. u_int32_t tgcr;
  20. u_int32_t wdtcr;
  21. };
  22. #define DV_TIMER_TCR_ENAMODE_MASK 3
  23. #define DV_TIMER_TCR_ENAMODE12_SHIFT 6
  24. #define DV_TIMER_TCR_CLKSRC12_SHIFT 8
  25. #define DV_TIMER_TCR_READRSTMODE12_SHIFT 10
  26. #define DV_TIMER_TCR_CAPMODE12_SHIFT 11
  27. #define DV_TIMER_TCR_CAPVTMODE12_SHIFT 12
  28. #define DV_TIMER_TCR_ENAMODE34_SHIFT 22
  29. #define DV_TIMER_TCR_CLKSRC34_SHIFT 24
  30. #define DV_TIMER_TCR_READRSTMODE34_SHIFT 26
  31. #define DV_TIMER_TCR_CAPMODE34_SHIFT 27
  32. #define DV_TIMER_TCR_CAPEVTMODE12_SHIFT 28
  33. #define DV_WDT_ENABLE_SYS_RESET 0x00020000
  34. #define DV_WDT_TRIGGER_SYS_RESET 0x00020002
  35. #ifdef CONFIG_HW_WATCHDOG
  36. void davinci_hw_watchdog_enable(void);
  37. void davinci_hw_watchdog_reset(void);
  38. #endif
  39. #endif /* _TIMER_DEFS_H_ */