syscfg_defs.h 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950
  1. /*
  2. * Copyright (C) 2011
  3. * Heiko Schocher, DENX Software Engineering, hs@denx.de.
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #ifndef _DV_SYSCFG_DEFS_H_
  8. #define _DV_SYSCFG_DEFS_H_
  9. #ifndef CONFIG_SOC_DA8XX
  10. /* System Control Module register structure for DM365 */
  11. struct dv_sys_module_regs {
  12. unsigned int pinmux[5]; /* 0x00 */
  13. unsigned int bootcfg; /* 0x14 */
  14. unsigned int arm_intmux; /* 0x18 */
  15. unsigned int edma_evtmux; /* 0x1C */
  16. unsigned int ddr_slew; /* 0x20 */
  17. unsigned int clkout; /* 0x24 */
  18. unsigned int device_id; /* 0x28 */
  19. unsigned int vdac_config; /* 0x2C */
  20. unsigned int timer64_ctl; /* 0x30 */
  21. unsigned int usbbphy_ctl; /* 0x34 */
  22. unsigned int misc; /* 0x38 */
  23. unsigned int mstpri[2]; /* 0x3C */
  24. unsigned int vpss_clkctl; /* 0x44 */
  25. unsigned int peri_clkctl; /* 0x48 */
  26. unsigned int deepsleep; /* 0x4C */
  27. unsigned int dft_enable; /* 0x50 */
  28. unsigned int debounce[8]; /* 0x54 */
  29. unsigned int vtpiocr; /* 0x74 */
  30. unsigned int pupdctl0; /* 0x78 */
  31. unsigned int pupdctl1; /* 0x7C */
  32. unsigned int hdimcopbt; /* 0x80 */
  33. unsigned int pll0_config; /* 0x84 */
  34. unsigned int pll1_config; /* 0x88 */
  35. };
  36. #define VPTIO_RDY (1 << 15)
  37. #define VPTIO_IOPWRDN (1 << 14)
  38. #define VPTIO_CLRZ (1 << 13)
  39. #define VPTIO_LOCK (1 << 7)
  40. #define VPTIO_PWRDN (1 << 6)
  41. #define VPSS_CLK_CTL_VPSS_CLKMD (1 << 7)
  42. #define dv_sys_module_regs \
  43. ((struct dv_sys_module_regs *)DAVINCI_SYSTEM_MODULE_BASE)
  44. #endif /* !CONFIG_SOC_DA8XX */
  45. #endif /* _DV_SYSCFG_DEFS_H_ */