clocks_am33xx.h 872 B

1234567891011121314151617181920212223242526272829303132333435363738
  1. /*
  2. * clocks_am33xx.h
  3. *
  4. * AM33xx clock define
  5. *
  6. * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
  7. *
  8. * SPDX-License-Identifier: GPL-2.0+
  9. */
  10. #ifndef _CLOCKS_AM33XX_H_
  11. #define _CLOCKS_AM33XX_H_
  12. /* MAIN PLL Fdll supported frequencies */
  13. #define MPUPLL_M_1000 1000
  14. #define MPUPLL_M_800 800
  15. #define MPUPLL_M_720 720
  16. #define MPUPLL_M_600 600
  17. #define MPUPLL_M_550 550
  18. #define MPUPLL_M_300 300
  19. /* MAIN PLL Fdll = 550 MHz, by default */
  20. #ifndef CONFIG_SYS_MPUCLK
  21. #define CONFIG_SYS_MPUCLK MPUPLL_M_550
  22. #endif
  23. #define UART_RESET (0x1 << 1)
  24. #define UART_CLK_RUNNING_MASK 0x1
  25. #define UART_SMART_IDLE_EN (0x1 << 0x3)
  26. #define CM_DLL_CTRL_NO_OVERRIDE 0x0
  27. #define CM_DLL_READYST 0x4
  28. extern void enable_dmm_clocks(void);
  29. extern const struct dpll_params dpll_core_opp100;
  30. extern struct dpll_params dpll_mpu_opp100;
  31. #endif /* endif _CLOCKS_AM33XX_H_ */