| 12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970 |
- /*
- * (C) Copyright 2009
- * Stefano Babic, DENX Software Engineering, sbabic@denx.de.
- *
- * SPDX-License-Identifier: GPL-2.0+
- */
- #ifndef __ASM_ARCH_CLOCK_H
- #define __ASM_ARCH_CLOCK_H
- #include <common.h>
- #ifdef CONFIG_SYS_MX6_HCLK
- #define MXC_HCLK CONFIG_SYS_MX6_HCLK
- #else
- #define MXC_HCLK 24000000
- #endif
- #ifdef CONFIG_SYS_MX6_CLK32
- #define MXC_CLK32 CONFIG_SYS_MX6_CLK32
- #else
- #define MXC_CLK32 32768
- #endif
- enum mxc_clock {
- MXC_ARM_CLK = 0,
- MXC_PER_CLK,
- MXC_AHB_CLK,
- MXC_IPG_CLK,
- MXC_IPG_PERCLK,
- MXC_UART_CLK,
- MXC_CSPI_CLK,
- MXC_AXI_CLK,
- MXC_EMI_SLOW_CLK,
- MXC_DDR_CLK,
- MXC_ESDHC_CLK,
- MXC_ESDHC2_CLK,
- MXC_ESDHC3_CLK,
- MXC_ESDHC4_CLK,
- MXC_SATA_CLK,
- MXC_NFC_CLK,
- MXC_I2C_CLK,
- };
- enum enet_freq {
- ENET_25MHz,
- ENET_50MHz,
- ENET_100MHz,
- ENET_125MHz,
- };
- u32 imx_get_uartclk(void);
- u32 imx_get_fecclk(void);
- unsigned int mxc_get_clock(enum mxc_clock clk);
- void setup_gpmi_io_clk(u32 cfg);
- void hab_caam_clock_enable(unsigned char enable);
- void enable_ocotp_clk(unsigned char enable);
- void enable_usboh3_clk(unsigned char enable);
- void enable_uart_clk(unsigned char enable);
- int enable_cspi_clock(unsigned char enable, unsigned spi_num);
- int enable_usdhc_clk(unsigned char enable, unsigned bus_num);
- int enable_sata_clock(void);
- int enable_pcie_clock(void);
- int enable_i2c_clk(unsigned char enable, unsigned i2c_num);
- int enable_spi_clk(unsigned char enable, unsigned spi_num);
- void enable_ipu_clock(void);
- int enable_fec_anatop_clock(enum enet_freq freq);
- void enable_enet_clk(unsigned char enable);
- void enable_thermal_clk(void);
- #endif /* __ASM_ARCH_CLOCK_H */
|
