ls1021a-twr.dts 1.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. /*
  2. * Freescale ls1021a TWR board device tree source
  3. *
  4. * Copyright 2013-2015 Freescale Semiconductor, Inc.
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. /dts-v1/;
  9. #include "ls1021a.dtsi"
  10. / {
  11. model = "LS1021A TWR Board";
  12. aliases {
  13. enet2_rgmii_phy = &rgmii_phy1;
  14. enet0_sgmii_phy = &sgmii_phy2;
  15. enet1_sgmii_phy = &sgmii_phy0;
  16. };
  17. };
  18. &dspi1 {
  19. bus-num = <0>;
  20. status = "okay";
  21. dspiflash: s25fl064k@0 {
  22. #address-cells = <1>;
  23. #size-cells = <1>;
  24. compatible = "spansion,s25fl064k";
  25. spi-max-frequency = <16000000>;
  26. spi-cpol;
  27. spi-cpha;
  28. reg = <0>;
  29. };
  30. };
  31. &i2c0 {
  32. status = "okay";
  33. };
  34. &i2c1 {
  35. status = "okay";
  36. };
  37. &ifc {
  38. #address-cells = <2>;
  39. #size-cells = <1>;
  40. /* NOR Flash on board */
  41. ranges = <0x0 0x0 0x60000000 0x08000000>;
  42. status = "okay";
  43. nor@0,0 {
  44. #address-cells = <1>;
  45. #size-cells = <1>;
  46. compatible = "cfi-flash";
  47. reg = <0x0 0x0 0x8000000>;
  48. bank-width = <2>;
  49. device-width = <1>;
  50. };
  51. };
  52. &lpuart0 {
  53. status = "okay";
  54. };
  55. &mdio0 {
  56. sgmii_phy0: ethernet-phy@0 {
  57. reg = <0x0>;
  58. };
  59. rgmii_phy1: ethernet-phy@1 {
  60. reg = <0x1>;
  61. };
  62. sgmii_phy2: ethernet-phy@2 {
  63. reg = <0x2>;
  64. };
  65. tbi1: tbi-phy@1f {
  66. reg = <0x1f>;
  67. device_type = "tbi-phy";
  68. };
  69. };
  70. &uart0 {
  71. status = "okay";
  72. };
  73. &uart1 {
  74. status = "okay";
  75. };