spi.h 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254
  1. /*
  2. * (C) Copyright 2001
  3. * Gerald Van Baren, Custom IDEAS, vanbaren@cideas.com.
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #ifndef _SPI_H_
  8. #define _SPI_H_
  9. /* Controller-specific definitions: */
  10. /* SPI mode flags */
  11. #define SPI_CPHA 0x01 /* clock phase */
  12. #define SPI_CPOL 0x02 /* clock polarity */
  13. #define SPI_MODE_0 (0|0) /* (original MicroWire) */
  14. #define SPI_MODE_1 (0|SPI_CPHA)
  15. #define SPI_MODE_2 (SPI_CPOL|0)
  16. #define SPI_MODE_3 (SPI_CPOL|SPI_CPHA)
  17. #define SPI_CS_HIGH 0x04 /* CS active high */
  18. #define SPI_LSB_FIRST 0x08 /* per-word bits-on-wire */
  19. #define SPI_3WIRE 0x10 /* SI/SO signals shared */
  20. #define SPI_LOOP 0x20 /* loopback mode */
  21. #define SPI_SLAVE 0x40 /* slave mode */
  22. #define SPI_PREAMBLE 0x80 /* Skip preamble bytes */
  23. /* SPI transfer flags */
  24. #define SPI_XFER_BEGIN 0x01 /* Assert CS before transfer */
  25. #define SPI_XFER_END 0x02 /* Deassert CS after transfer */
  26. #define SPI_XFER_MMAP 0x08 /* Memory Mapped start */
  27. #define SPI_XFER_MMAP_END 0x10 /* Memory Mapped End */
  28. /* Header byte that marks the start of the message */
  29. #define SPI_PREAMBLE_END_BYTE 0xec
  30. /**
  31. * struct spi_slave - Representation of a SPI slave
  32. *
  33. * Drivers are expected to extend this with controller-specific data.
  34. *
  35. * @bus: ID of the bus that the slave is attached to.
  36. * @cs: ID of the chip select connected to the slave.
  37. * @max_write_size: If non-zero, the maximum number of bytes which can
  38. * be written at once, excluding command bytes.
  39. * @memory_map: Address of read-only SPI flash access.
  40. */
  41. struct spi_slave {
  42. unsigned int bus;
  43. unsigned int cs;
  44. unsigned int max_write_size;
  45. void *memory_map;
  46. };
  47. /**
  48. * Initialization, must be called once on start up.
  49. *
  50. * TODO: I don't think we really need this.
  51. */
  52. void spi_init(void);
  53. /**
  54. * spi_do_alloc_slave - Allocate a new SPI slave (internal)
  55. *
  56. * Allocate and zero all fields in the spi slave, and set the bus/chip
  57. * select. Use the helper macro spi_alloc_slave() to call this.
  58. *
  59. * @offset: Offset of struct spi_slave within slave structure.
  60. * @size: Size of slave structure.
  61. * @bus: Bus ID of the slave chip.
  62. * @cs: Chip select ID of the slave chip on the specified bus.
  63. */
  64. void *spi_do_alloc_slave(int offset, int size, unsigned int bus,
  65. unsigned int cs);
  66. /**
  67. * spi_alloc_slave - Allocate a new SPI slave
  68. *
  69. * Allocate and zero all fields in the spi slave, and set the bus/chip
  70. * select.
  71. *
  72. * @_struct: Name of structure to allocate (e.g. struct tegra_spi).
  73. * This structure must contain a member 'struct spi_slave *slave'.
  74. * @bus: Bus ID of the slave chip.
  75. * @cs: Chip select ID of the slave chip on the specified bus.
  76. */
  77. #define spi_alloc_slave(_struct, bus, cs) \
  78. spi_do_alloc_slave(offsetof(_struct, slave), \
  79. sizeof(_struct), bus, cs)
  80. /**
  81. * spi_alloc_slave_base - Allocate a new SPI slave with no private data
  82. *
  83. * Allocate and zero all fields in the spi slave, and set the bus/chip
  84. * select.
  85. *
  86. * @bus: Bus ID of the slave chip.
  87. * @cs: Chip select ID of the slave chip on the specified bus.
  88. */
  89. #define spi_alloc_slave_base(bus, cs) \
  90. spi_do_alloc_slave(0, sizeof(struct spi_slave), bus, cs)
  91. /**
  92. * Set up communications parameters for a SPI slave.
  93. *
  94. * This must be called once for each slave. Note that this function
  95. * usually doesn't touch any actual hardware, it only initializes the
  96. * contents of spi_slave so that the hardware can be easily
  97. * initialized later.
  98. *
  99. * @bus: Bus ID of the slave chip.
  100. * @cs: Chip select ID of the slave chip on the specified bus.
  101. * @max_hz: Maximum SCK rate in Hz.
  102. * @mode: Clock polarity, clock phase and other parameters.
  103. *
  104. * Returns: A spi_slave reference that can be used in subsequent SPI
  105. * calls, or NULL if one or more of the parameters are not supported.
  106. */
  107. struct spi_slave *spi_setup_slave(unsigned int bus, unsigned int cs,
  108. unsigned int max_hz, unsigned int mode);
  109. /**
  110. * Free any memory associated with a SPI slave.
  111. *
  112. * @slave: The SPI slave
  113. */
  114. void spi_free_slave(struct spi_slave *slave);
  115. /**
  116. * Claim the bus and prepare it for communication with a given slave.
  117. *
  118. * This must be called before doing any transfers with a SPI slave. It
  119. * will enable and initialize any SPI hardware as necessary, and make
  120. * sure that the SCK line is in the correct idle state. It is not
  121. * allowed to claim the same bus for several slaves without releasing
  122. * the bus in between.
  123. *
  124. * @slave: The SPI slave
  125. *
  126. * Returns: 0 if the bus was claimed successfully, or a negative value
  127. * if it wasn't.
  128. */
  129. int spi_claim_bus(struct spi_slave *slave);
  130. /**
  131. * Release the SPI bus
  132. *
  133. * This must be called once for every call to spi_claim_bus() after
  134. * all transfers have finished. It may disable any SPI hardware as
  135. * appropriate.
  136. *
  137. * @slave: The SPI slave
  138. */
  139. void spi_release_bus(struct spi_slave *slave);
  140. /**
  141. * SPI transfer
  142. *
  143. * This writes "bitlen" bits out the SPI MOSI port and simultaneously clocks
  144. * "bitlen" bits in the SPI MISO port. That's just the way SPI works.
  145. *
  146. * The source of the outgoing bits is the "dout" parameter and the
  147. * destination of the input bits is the "din" parameter. Note that "dout"
  148. * and "din" can point to the same memory location, in which case the
  149. * input data overwrites the output data (since both are buffered by
  150. * temporary variables, this is OK).
  151. *
  152. * spi_xfer() interface:
  153. * @slave: The SPI slave which will be sending/receiving the data.
  154. * @bitlen: How many bits to write and read.
  155. * @dout: Pointer to a string of bits to send out. The bits are
  156. * held in a byte array and are sent MSB first.
  157. * @din: Pointer to a string of bits that will be filled in.
  158. * @flags: A bitwise combination of SPI_XFER_* flags.
  159. *
  160. * Returns: 0 on success, not 0 on failure
  161. */
  162. int spi_xfer(struct spi_slave *slave, unsigned int bitlen, const void *dout,
  163. void *din, unsigned long flags);
  164. /**
  165. * Determine if a SPI chipselect is valid.
  166. * This function is provided by the board if the low-level SPI driver
  167. * needs it to determine if a given chipselect is actually valid.
  168. *
  169. * Returns: 1 if bus:cs identifies a valid chip on this board, 0
  170. * otherwise.
  171. */
  172. int spi_cs_is_valid(unsigned int bus, unsigned int cs);
  173. /**
  174. * Activate a SPI chipselect.
  175. * This function is provided by the board code when using a driver
  176. * that can't control its chipselects automatically (e.g.
  177. * common/soft_spi.c). When called, it should activate the chip select
  178. * to the device identified by "slave".
  179. */
  180. void spi_cs_activate(struct spi_slave *slave);
  181. /**
  182. * Deactivate a SPI chipselect.
  183. * This function is provided by the board code when using a driver
  184. * that can't control its chipselects automatically (e.g.
  185. * common/soft_spi.c). When called, it should deactivate the chip
  186. * select to the device identified by "slave".
  187. */
  188. void spi_cs_deactivate(struct spi_slave *slave);
  189. /**
  190. * Set transfer speed.
  191. * This sets a new speed to be applied for next spi_xfer().
  192. * @slave: The SPI slave
  193. * @hz: The transfer speed
  194. */
  195. void spi_set_speed(struct spi_slave *slave, uint hz);
  196. /**
  197. * Write 8 bits, then read 8 bits.
  198. * @slave: The SPI slave we're communicating with
  199. * @byte: Byte to be written
  200. *
  201. * Returns: The value that was read, or a negative value on error.
  202. *
  203. * TODO: This function probably shouldn't be inlined.
  204. */
  205. static inline int spi_w8r8(struct spi_slave *slave, unsigned char byte)
  206. {
  207. unsigned char dout[2];
  208. unsigned char din[2];
  209. int ret;
  210. dout[0] = byte;
  211. dout[1] = 0;
  212. ret = spi_xfer(slave, 16, dout, din, SPI_XFER_BEGIN | SPI_XFER_END);
  213. return ret < 0 ? ret : din[1];
  214. }
  215. /**
  216. * Set up a SPI slave for a particular device tree node
  217. *
  218. * This calls spi_setup_slave() with the correct bus number. Call
  219. * spi_free_slave() to free it later.
  220. *
  221. * @param blob Device tree blob
  222. * @param node SPI peripheral node to use
  223. * @param cs Chip select to use
  224. * @param max_hz Maximum SCK rate in Hz (0 for default)
  225. * @param mode Clock polarity, clock phase and other parameters
  226. * @return pointer to new spi_slave structure
  227. */
  228. struct spi_slave *spi_setup_slave_fdt(const void *blob, int node,
  229. unsigned int cs, unsigned int max_hz, unsigned int mode);
  230. #endif /* _SPI_H_ */