| .. |
|
doc
|
9ae836cde7
armv8: fsl-layerscape: Add NXP LS2088A SoC support
|
há 8 anos atrás |
|
Kconfig
|
0ae7050c25
armv8: ls1046a: Enable workaround for erratum A-008336
|
há 8 anos atrás |
|
Makefile
|
0541527bde
kconfig: fsl PPA: move CONFIG_* to Kconfig
|
há 8 anos atrás |
|
cpu.c
|
daa926448c
ARMv8/sec_firmware: relocated and renamed the config FSL_PPA_ARMV8_PSCI
|
há 8 anos atrás |
|
cpu.h
|
e87c673c20
armv8/fsl-lsch3: Update code to release secondary cores
|
há 8 anos atrás |
|
fdt.c
|
daa926448c
ARMv8/sec_firmware: relocated and renamed the config FSL_PPA_ARMV8_PSCI
|
há 8 anos atrás |
|
fsl_lsch2_serdes.c
|
031acdbae8
armv8/fsl_lsch2: Add chip power supply voltage setup
|
há 8 anos atrás |
|
fsl_lsch2_speed.c
|
8e63ed518d
arch: arm: update the IFC IP input clock
|
há 8 anos atrás |
|
fsl_lsch3_serdes.c
|
cbe7706ab8
Merge git://git.denx.de/u-boot-fsl-qoriq
|
há 8 anos atrás |
|
fsl_lsch3_speed.c
|
8e63ed518d
arch: arm: update the IFC IP input clock
|
há 8 anos atrás |
|
lowlevel.S
|
7c5e1feb1d
armv8: aarch64: Fix the warning about x1-x3 nonzero issue
|
há 8 anos atrás |
|
ls1012a_serdes.c
|
b7f2bbfff6
armv8: fsl-layerscape: Add support of QorIQ LS1012A SoC
|
há 9 anos atrás |
|
ls1043a_psci.S
|
c151cb5b51
ARMv8: LS1043A: Enable LS1043A default PSCI support
|
há 8 anos atrás |
|
ls1043a_serdes.c
|
f3a8e2b7d4
armv8/ls1043ardb: Add LS1043ARDB board support
|
há 9 anos atrás |
|
ls1046a_serdes.c
|
b528b9377d
armv8: fsl_lsch2: Add LS1046A SoC support
|
há 8 anos atrás |
|
ls2080a_serdes.c
|
237addb3ca
armv8: ls2080a: Add serdes1 protocol 0x3b support
|
há 8 anos atrás |
|
mp.c
|
e2c18e40b1
armv8: fsl-layerscape: SMP support for loading 32-bit OS
|
há 8 anos atrás |
|
ppa.c
|
07806e6229
ls1043ardb: PPA: add PPA validation in case of secure boot
|
há 8 anos atrás |
|
soc.c
|
435cca1671
armv8: fsl-lsch3: enable snoopable sata read and write
|
há 8 anos atrás |
|
spl.c
|
caa6e9b03a
armv8: fsl-layerscape: spl: remove BSS clearing and board_init_r
|
há 8 anos atrás |
Prabhakar Kushwaha
8e63ed518d
arch: arm: update the IFC IP input clock