bcu-sld3.c 1.0 KB

123456789101112131415161718192021222324252627282930313233343536373839
  1. /*
  2. * Copyright (C) 2011-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <linux/io.h>
  7. #include "../init.h"
  8. #include "bcu-regs.h"
  9. #define ch(x) ((x) >= 32 ? 0 : (x) < 0 ? 0x11111111 : 0x11111111 << (x))
  10. int uniphier_sld3_bcu_init(const struct uniphier_board_data *bd)
  11. {
  12. int shift;
  13. writel(0x11111111, BCSCR2); /* 0x80000000-0x9fffffff: IPPC/IPPD-bus */
  14. writel(0x11111111, BCSCR3); /* 0xa0000000-0xbfffffff: IPPC/IPPD-bus */
  15. writel(0x11111111, BCSCR4); /* 0xc0000000-0xdfffffff: IPPC/IPPD-bus */
  16. /*
  17. * 0xe0000000-0xefffffff: Ex-bus
  18. * 0xf0000000-0xfbffffff: ASM bus
  19. * 0xfc000000-0xffffffff: OCM bus
  20. */
  21. writel(0x24440000, BCSCR5);
  22. /* Specify DDR channel */
  23. shift = (bd->dram_ch[1].base - bd->dram_ch[0].base) / 0x04000000 * 4;
  24. writel(ch(shift), BCIPPCCHR2); /* 0x80000000-0x9fffffff */
  25. shift -= 32;
  26. writel(ch(shift), BCIPPCCHR3); /* 0xa0000000-0xbfffffff */
  27. shift -= 32;
  28. writel(ch(shift), BCIPPCCHR4); /* 0xc0000000-0xdfffffff */
  29. return 0;
  30. }