seaboard.c 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556
  1. /*
  2. * (C) Copyright 2010,2011
  3. * NVIDIA Corporation <www.nvidia.com>
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #include <common.h>
  8. #include <asm/io.h>
  9. #include <asm/mach-types.h>
  10. #include <asm/arch/tegra.h>
  11. #include <asm/arch-tegra/board.h>
  12. #include <asm/arch/clock.h>
  13. #include <asm/arch/funcmux.h>
  14. #include <asm/arch/gpio.h>
  15. #include <asm/arch/pinmux.h>
  16. #include <asm/gpio.h>
  17. /* TODO: Remove this code when the SPI switch is working */
  18. #if (CONFIG_MACH_TYPE != MACH_TYPE_VENTANA)
  19. void gpio_early_init_uart(void)
  20. {
  21. /* Enable UART via GPIO_PI3 (port 8, bit 3) so serial console works */
  22. gpio_request(TEGRA_GPIO(I, 3), "uart_en");
  23. gpio_direction_output(TEGRA_GPIO(I, 3), 0);
  24. }
  25. #endif
  26. #ifdef CONFIG_MMC_SDHCI_TEGRA
  27. /*
  28. * Routine: pin_mux_mmc
  29. * Description: setup the pin muxes/tristate values for the SDMMC(s)
  30. */
  31. void pin_mux_mmc(void)
  32. {
  33. funcmux_select(PERIPH_ID_SDMMC4, FUNCMUX_SDMMC4_ATB_GMA_GME_8_BIT);
  34. funcmux_select(PERIPH_ID_SDMMC3, FUNCMUX_SDMMC3_SDB_4BIT);
  35. /* For power GPIO PI6 */
  36. pinmux_tristate_disable(PMUX_PINGRP_ATA);
  37. /* For CD GPIO PI5 */
  38. pinmux_tristate_disable(PMUX_PINGRP_ATC);
  39. }
  40. #endif
  41. void pin_mux_usb(void)
  42. {
  43. /* For USB0's GPIO PD0. For now, since we have no pinmux in fdt */
  44. pinmux_tristate_disable(PMUX_PINGRP_SLXK);
  45. /* For USB1's ULPI signals */
  46. funcmux_select(PERIPH_ID_USB2, FUNCMUX_USB2_ULPI);
  47. pinmux_set_func(PMUX_PINGRP_CDEV2, PMUX_FUNC_PLLP_OUT4);
  48. pinmux_tristate_disable(PMUX_PINGRP_CDEV2);
  49. /* USB1 PHY reset GPIO */
  50. pinmux_tristate_disable(PMUX_PINGRP_UAC);
  51. }