hardware_ti814x.h 1.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. /*
  2. * hardware_ti814x.h
  3. *
  4. * TI814x hardware specific header
  5. *
  6. * Copyright (C) 2013, Texas Instruments, Incorporated - http://www.ti.com/
  7. *
  8. * SPDX-License-Identifier: GPL-2.0+
  9. */
  10. #ifndef __AM33XX_HARDWARE_TI814X_H
  11. #define __AM33XX_HARDWARE_TI814X_H
  12. /* Module base addresses */
  13. /* UART Base Address */
  14. #define UART0_BASE 0x48020000
  15. /* Watchdog Timer */
  16. #define WDT_BASE 0x481C7000
  17. /* Control Module Base Address */
  18. #define CTRL_BASE 0x48140000
  19. #define CTRL_DEVICE_BASE 0x48140600
  20. /* PRCM Base Address */
  21. #define PRCM_BASE 0x48180000
  22. #define CM_PER 0x44E00000
  23. #define CM_WKUP 0x44E00400
  24. #define PRM_RSTCTRL (PRCM_BASE + 0x00A0)
  25. #define PRM_RSTST (PRM_RSTCTRL + 8)
  26. /* PLL Subsystem Base Address */
  27. #define PLL_SUBSYS_BASE 0x481C5000
  28. /* VTP Base address */
  29. #define VTP0_CTRL_ADDR 0x48140E0C
  30. /* DDR Base address */
  31. #define DDR_PHY_CMD_ADDR 0x47C0C400
  32. #define DDR_PHY_DATA_ADDR 0x47C0C4C8
  33. #define DDR_DATA_REGS_NR 4
  34. /* CPSW Config space */
  35. #define CPSW_MDIO_BASE 0x4A100800
  36. /* RTC base address */
  37. #define RTC_BASE 0x480C0000
  38. /* OTG */
  39. #define USB0_OTG_BASE 0x47401000
  40. #define USB1_OTG_BASE 0x47401800
  41. #endif /* __AM33XX_HARDWARE_TI814X_H */