12345678910111213141516171819202122232425262728 |
- /*
- * Specialty padding for the Altera SoCFPGA preloader image
- *
- * SPDX-License-Identifier: GPL-2.0+
- */
- #ifndef __BOOT0_H
- #define __BOOT0_H
- #ifdef CONFIG_SPL_BUILD
- #define ARM_SOC_BOOT0_HOOK \
- .balignl 64,0xf33db33f; \
- \
- .word 0x1337c0d3; /* SoCFPGA preloader validation word */ \
- .word 0xc01df00d; /* Version, flags, length */ \
- .word 0xcafec0d3; /* Checksum, zero-pad */ \
- nop; \
- \
- b reset; /* SoCFPGA jumps here */ \
- nop; \
- nop; \
- nop;
- #else
- #define ARM_SOC_BOOT0_HOOK
- #endif
- #endif /* __BOOT0_H */
|