serial_stm32.c 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2016, STMicroelectronics - All Rights Reserved
  4. * Author(s): Vikas Manocha, <vikas.manocha@st.com> for STMicroelectronics.
  5. */
  6. #include <common.h>
  7. #include <clk.h>
  8. #include <dm.h>
  9. #include <serial.h>
  10. #include <watchdog.h>
  11. #include <asm/io.h>
  12. #include <asm/arch/stm32.h>
  13. #include "serial_stm32.h"
  14. static void _stm32_serial_setbrg(fdt_addr_t base,
  15. struct stm32_uart_info *uart_info,
  16. u32 clock_rate,
  17. int baudrate)
  18. {
  19. bool stm32f4 = uart_info->stm32f4;
  20. u32 int_div, mantissa, fraction, oversampling;
  21. int_div = DIV_ROUND_CLOSEST(clock_rate, baudrate);
  22. if (int_div < 16) {
  23. oversampling = 8;
  24. setbits_le32(base + CR1_OFFSET(stm32f4), USART_CR1_OVER8);
  25. } else {
  26. oversampling = 16;
  27. clrbits_le32(base + CR1_OFFSET(stm32f4), USART_CR1_OVER8);
  28. }
  29. mantissa = (int_div / oversampling) << USART_BRR_M_SHIFT;
  30. fraction = int_div % oversampling;
  31. writel(mantissa | fraction, base + BRR_OFFSET(stm32f4));
  32. }
  33. static int stm32_serial_setbrg(struct udevice *dev, int baudrate)
  34. {
  35. struct stm32x7_serial_platdata *plat = dev_get_platdata(dev);
  36. _stm32_serial_setbrg(plat->base, plat->uart_info,
  37. plat->clock_rate, baudrate);
  38. return 0;
  39. }
  40. static int stm32_serial_getc(struct udevice *dev)
  41. {
  42. struct stm32x7_serial_platdata *plat = dev_get_platdata(dev);
  43. bool stm32f4 = plat->uart_info->stm32f4;
  44. fdt_addr_t base = plat->base;
  45. u32 isr = readl(base + ISR_OFFSET(stm32f4));
  46. if ((isr & USART_ISR_RXNE) == 0)
  47. return -EAGAIN;
  48. if (isr & (USART_ISR_ORE)) {
  49. if (!stm32f4)
  50. setbits_le32(base + ICR_OFFSET, USART_ICR_ORECF);
  51. else
  52. readl(base + RDR_OFFSET(stm32f4));
  53. return -EIO;
  54. }
  55. return readl(base + RDR_OFFSET(stm32f4));
  56. }
  57. static int _stm32_serial_putc(fdt_addr_t base,
  58. struct stm32_uart_info *uart_info,
  59. const char c)
  60. {
  61. bool stm32f4 = uart_info->stm32f4;
  62. if ((readl(base + ISR_OFFSET(stm32f4)) & USART_ISR_TXE) == 0)
  63. return -EAGAIN;
  64. writel(c, base + TDR_OFFSET(stm32f4));
  65. return 0;
  66. }
  67. static int stm32_serial_putc(struct udevice *dev, const char c)
  68. {
  69. struct stm32x7_serial_platdata *plat = dev_get_platdata(dev);
  70. return _stm32_serial_putc(plat->base, plat->uart_info, c);
  71. }
  72. static int stm32_serial_pending(struct udevice *dev, bool input)
  73. {
  74. struct stm32x7_serial_platdata *plat = dev_get_platdata(dev);
  75. bool stm32f4 = plat->uart_info->stm32f4;
  76. fdt_addr_t base = plat->base;
  77. if (input)
  78. return readl(base + ISR_OFFSET(stm32f4)) &
  79. USART_ISR_RXNE ? 1 : 0;
  80. else
  81. return readl(base + ISR_OFFSET(stm32f4)) &
  82. USART_ISR_TXE ? 0 : 1;
  83. }
  84. static void _stm32_serial_init(fdt_addr_t base,
  85. struct stm32_uart_info *uart_info)
  86. {
  87. bool stm32f4 = uart_info->stm32f4;
  88. u8 uart_enable_bit = uart_info->uart_enable_bit;
  89. /* Disable uart-> enable fifo -> enable uart */
  90. clrbits_le32(base + CR1_OFFSET(stm32f4), USART_CR1_RE | USART_CR1_TE |
  91. BIT(uart_enable_bit));
  92. if (uart_info->has_fifo)
  93. setbits_le32(base + CR1_OFFSET(stm32f4), USART_CR1_FIFOEN);
  94. setbits_le32(base + CR1_OFFSET(stm32f4), USART_CR1_RE | USART_CR1_TE |
  95. BIT(uart_enable_bit));
  96. }
  97. static int stm32_serial_probe(struct udevice *dev)
  98. {
  99. struct stm32x7_serial_platdata *plat = dev_get_platdata(dev);
  100. struct clk clk;
  101. int ret;
  102. plat->uart_info = (struct stm32_uart_info *)dev_get_driver_data(dev);
  103. ret = clk_get_by_index(dev, 0, &clk);
  104. if (ret < 0)
  105. return ret;
  106. ret = clk_enable(&clk);
  107. if (ret) {
  108. dev_err(dev, "failed to enable clock\n");
  109. return ret;
  110. }
  111. plat->clock_rate = clk_get_rate(&clk);
  112. if (plat->clock_rate < 0) {
  113. clk_disable(&clk);
  114. return plat->clock_rate;
  115. };
  116. _stm32_serial_init(plat->base, plat->uart_info);
  117. return 0;
  118. }
  119. static const struct udevice_id stm32_serial_id[] = {
  120. { .compatible = "st,stm32-uart", .data = (ulong)&stm32f4_info},
  121. { .compatible = "st,stm32f7-uart", .data = (ulong)&stm32f7_info},
  122. { .compatible = "st,stm32h7-uart", .data = (ulong)&stm32h7_info},
  123. {}
  124. };
  125. static int stm32_serial_ofdata_to_platdata(struct udevice *dev)
  126. {
  127. struct stm32x7_serial_platdata *plat = dev_get_platdata(dev);
  128. plat->base = devfdt_get_addr(dev);
  129. if (plat->base == FDT_ADDR_T_NONE)
  130. return -EINVAL;
  131. return 0;
  132. }
  133. static const struct dm_serial_ops stm32_serial_ops = {
  134. .putc = stm32_serial_putc,
  135. .pending = stm32_serial_pending,
  136. .getc = stm32_serial_getc,
  137. .setbrg = stm32_serial_setbrg,
  138. };
  139. U_BOOT_DRIVER(serial_stm32) = {
  140. .name = "serial_stm32",
  141. .id = UCLASS_SERIAL,
  142. .of_match = of_match_ptr(stm32_serial_id),
  143. .ofdata_to_platdata = of_match_ptr(stm32_serial_ofdata_to_platdata),
  144. .platdata_auto_alloc_size = sizeof(struct stm32x7_serial_platdata),
  145. .ops = &stm32_serial_ops,
  146. .probe = stm32_serial_probe,
  147. .flags = DM_FLAG_PRE_RELOC,
  148. };
  149. #ifdef CONFIG_DEBUG_UART_STM32
  150. #include <debug_uart.h>
  151. static inline struct stm32_uart_info *_debug_uart_info(void)
  152. {
  153. struct stm32_uart_info *uart_info;
  154. #if defined(CONFIG_STM32F4)
  155. uart_info = &stm32f4_info;
  156. #elif defined(CONFIG_STM32F7)
  157. uart_info = &stm32f7_info;
  158. #else
  159. uart_info = &stm32h7_info;
  160. #endif
  161. return uart_info;
  162. }
  163. static inline void _debug_uart_init(void)
  164. {
  165. fdt_addr_t base = CONFIG_DEBUG_UART_BASE;
  166. struct stm32_uart_info *uart_info = _debug_uart_info();
  167. _stm32_serial_init(base, uart_info);
  168. _stm32_serial_setbrg(base, uart_info,
  169. CONFIG_DEBUG_UART_CLOCK,
  170. CONFIG_BAUDRATE);
  171. printf("DEBUG done\n");
  172. }
  173. static inline void _debug_uart_putc(int c)
  174. {
  175. fdt_addr_t base = CONFIG_DEBUG_UART_BASE;
  176. struct stm32_uart_info *uart_info = _debug_uart_info();
  177. while (_stm32_serial_putc(base, uart_info, c) == -EAGAIN)
  178. WATCHDOG_RESET();
  179. }
  180. DEBUG_UART_FUNCS
  181. #endif