tegra.h 693 B

12345678910111213141516171819202122232425
  1. /*
  2. * Copyright (c) 2010-2013, NVIDIA CORPORATION. All rights reserved.
  3. *
  4. * SPDX-License-Identifier: GPL-2.0
  5. */
  6. #ifndef _TEGRA114_H_
  7. #define _TEGRA114_H_
  8. #define NV_PA_SDRAM_BASE 0x80000000 /* 0x80000000 for real T114 */
  9. #define NV_PA_TSC_BASE 0x700F0000 /* System Counter TSC regs */
  10. #define NV_PA_MC_BASE 0x70019000
  11. #include <asm/arch-tegra/tegra.h>
  12. #define BCT_ODMDATA_OFFSET 1752 /* offset to ODMDATA word */
  13. #undef NVBOOTINFOTABLE_BCTSIZE
  14. #undef NVBOOTINFOTABLE_BCTPTR
  15. #define NVBOOTINFOTABLE_BCTSIZE 0x48 /* BCT size in BIT in IRAM */
  16. #define NVBOOTINFOTABLE_BCTPTR 0x4C /* BCT pointer in BIT in IRAM */
  17. #define MAX_NUM_CPU 4
  18. #endif /* TEGRA114_H */