ns16550.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456
  1. /*
  2. * COM1 NS16550 support
  3. * originally from linux source (arch/powerpc/boot/ns16550.c)
  4. * modified to use CONFIG_SYS_ISA_MEM and new defines
  5. */
  6. #include <common.h>
  7. #include <dm.h>
  8. #include <errno.h>
  9. #include <fdtdec.h>
  10. #include <ns16550.h>
  11. #include <serial.h>
  12. #include <watchdog.h>
  13. #include <linux/types.h>
  14. #include <asm/io.h>
  15. DECLARE_GLOBAL_DATA_PTR;
  16. #define UART_LCRVAL UART_LCR_8N1 /* 8 data, 1 stop, no parity */
  17. #define UART_MCRVAL (UART_MCR_DTR | \
  18. UART_MCR_RTS) /* RTS/DTR */
  19. #define UART_FCRVAL (UART_FCR_FIFO_EN | \
  20. UART_FCR_RXSR | \
  21. UART_FCR_TXSR) /* Clear & enable FIFOs */
  22. #ifndef CONFIG_DM_SERIAL
  23. #ifdef CONFIG_SYS_NS16550_PORT_MAPPED
  24. #define serial_out(x, y) outb(x, (ulong)y)
  25. #define serial_in(y) inb((ulong)y)
  26. #elif defined(CONFIG_SYS_NS16550_MEM32) && (CONFIG_SYS_NS16550_REG_SIZE > 0)
  27. #define serial_out(x, y) out_be32(y, x)
  28. #define serial_in(y) in_be32(y)
  29. #elif defined(CONFIG_SYS_NS16550_MEM32) && (CONFIG_SYS_NS16550_REG_SIZE < 0)
  30. #define serial_out(x, y) out_le32(y, x)
  31. #define serial_in(y) in_le32(y)
  32. #else
  33. #define serial_out(x, y) writeb(x, y)
  34. #define serial_in(y) readb(y)
  35. #endif
  36. #endif /* !CONFIG_DM_SERIAL */
  37. #if defined(CONFIG_SOC_KEYSTONE)
  38. #define UART_REG_VAL_PWREMU_MGMT_UART_DISABLE 0
  39. #define UART_REG_VAL_PWREMU_MGMT_UART_ENABLE ((1 << 14) | (1 << 13) | (1 << 0))
  40. #undef UART_MCRVAL
  41. #ifdef CONFIG_SERIAL_HW_FLOW_CONTROL
  42. #define UART_MCRVAL (UART_MCR_RTS | UART_MCR_AFE)
  43. #else
  44. #define UART_MCRVAL (UART_MCR_RTS)
  45. #endif
  46. #endif
  47. #ifndef CONFIG_SYS_NS16550_IER
  48. #define CONFIG_SYS_NS16550_IER 0x00
  49. #endif /* CONFIG_SYS_NS16550_IER */
  50. #ifdef CONFIG_DM_SERIAL
  51. #ifndef CONFIG_SYS_NS16550_CLK
  52. #define CONFIG_SYS_NS16550_CLK 0
  53. #endif
  54. static inline void serial_out_shift(void *addr, int shift, int value)
  55. {
  56. #ifdef CONFIG_SYS_NS16550_PORT_MAPPED
  57. outb(value, (ulong)addr);
  58. #elif defined(CONFIG_SYS_NS16550_MEM32) && !defined(CONFIG_SYS_BIG_ENDIAN)
  59. out_le32(addr, value);
  60. #elif defined(CONFIG_SYS_NS16550_MEM32) && defined(CONFIG_SYS_BIG_ENDIAN)
  61. out_be32(addr, value);
  62. #elif defined(CONFIG_SYS_NS16550_MEM32)
  63. writel(value, addr);
  64. #elif defined(CONFIG_SYS_BIG_ENDIAN)
  65. writeb(value, addr + (1 << shift) - 1);
  66. #else
  67. writeb(value, addr);
  68. #endif
  69. }
  70. static inline int serial_in_shift(void *addr, int shift)
  71. {
  72. #ifdef CONFIG_SYS_NS16550_PORT_MAPPED
  73. return inb((ulong)addr);
  74. #elif defined(CONFIG_SYS_NS16550_MEM32) && !defined(CONFIG_SYS_BIG_ENDIAN)
  75. return in_le32(addr);
  76. #elif defined(CONFIG_SYS_NS16550_MEM32) && defined(CONFIG_SYS_BIG_ENDIAN)
  77. return in_be32(addr);
  78. #elif defined(CONFIG_SYS_NS16550_MEM32)
  79. return readl(addr);
  80. #elif defined(CONFIG_SYS_BIG_ENDIAN)
  81. return readb(addr + (1 << shift) - 1);
  82. #else
  83. return readb(addr);
  84. #endif
  85. }
  86. static void ns16550_writeb(NS16550_t port, int offset, int value)
  87. {
  88. struct ns16550_platdata *plat = port->plat;
  89. unsigned char *addr;
  90. offset *= 1 << plat->reg_shift;
  91. addr = map_physmem(plat->base, 0, MAP_NOCACHE) + offset;
  92. /*
  93. * As far as we know it doesn't make sense to support selection of
  94. * these options at run-time, so use the existing CONFIG options.
  95. */
  96. serial_out_shift(addr, plat->reg_shift, value);
  97. }
  98. static int ns16550_readb(NS16550_t port, int offset)
  99. {
  100. struct ns16550_platdata *plat = port->plat;
  101. unsigned char *addr;
  102. offset *= 1 << plat->reg_shift;
  103. addr = map_physmem(plat->base, 0, MAP_NOCACHE) + offset;
  104. return serial_in_shift(addr, plat->reg_shift);
  105. }
  106. /* We can clean these up once everything is moved to driver model */
  107. #define serial_out(value, addr) \
  108. ns16550_writeb(com_port, \
  109. (unsigned char *)addr - (unsigned char *)com_port, value)
  110. #define serial_in(addr) \
  111. ns16550_readb(com_port, \
  112. (unsigned char *)addr - (unsigned char *)com_port)
  113. #endif
  114. static inline int calc_divisor(NS16550_t port, int clock, int baudrate)
  115. {
  116. const unsigned int mode_x_div = 16;
  117. return DIV_ROUND_CLOSEST(clock, mode_x_div * baudrate);
  118. }
  119. int ns16550_calc_divisor(NS16550_t port, int clock, int baudrate)
  120. {
  121. #ifdef CONFIG_OMAP1510
  122. /* If can't cleanly clock 115200 set div to 1 */
  123. if ((clock == 12000000) && (baudrate == 115200)) {
  124. port->osc_12m_sel = OSC_12M_SEL; /* enable 6.5 * divisor */
  125. return 1; /* return 1 for base divisor */
  126. }
  127. port->osc_12m_sel = 0; /* clear if previsouly set */
  128. #endif
  129. return calc_divisor(port, clock, baudrate);
  130. }
  131. static void NS16550_setbrg(NS16550_t com_port, int baud_divisor)
  132. {
  133. serial_out(UART_LCR_BKSE | UART_LCRVAL, &com_port->lcr);
  134. serial_out(baud_divisor & 0xff, &com_port->dll);
  135. serial_out((baud_divisor >> 8) & 0xff, &com_port->dlm);
  136. serial_out(UART_LCRVAL, &com_port->lcr);
  137. }
  138. void NS16550_init(NS16550_t com_port, int baud_divisor)
  139. {
  140. #if (defined(CONFIG_SPL_BUILD) && \
  141. (defined(CONFIG_OMAP34XX) || defined(CONFIG_OMAP44XX)))
  142. /*
  143. * On some OMAP3/OMAP4 devices when UART3 is configured for boot mode
  144. * before SPL starts only THRE bit is set. We have to empty the
  145. * transmitter before initialization starts.
  146. */
  147. if ((serial_in(&com_port->lsr) & (UART_LSR_TEMT | UART_LSR_THRE))
  148. == UART_LSR_THRE) {
  149. if (baud_divisor != -1)
  150. NS16550_setbrg(com_port, baud_divisor);
  151. serial_out(0, &com_port->mdr1);
  152. }
  153. #endif
  154. while (!(serial_in(&com_port->lsr) & UART_LSR_TEMT))
  155. ;
  156. serial_out(CONFIG_SYS_NS16550_IER, &com_port->ier);
  157. #if defined(CONFIG_OMAP) || defined(CONFIG_AM33XX) || \
  158. defined(CONFIG_TI81XX) || defined(CONFIG_AM43XX)
  159. serial_out(0x7, &com_port->mdr1); /* mode select reset TL16C750*/
  160. #endif
  161. serial_out(UART_MCRVAL, &com_port->mcr);
  162. serial_out(UART_FCRVAL, &com_port->fcr);
  163. if (baud_divisor != -1)
  164. NS16550_setbrg(com_port, baud_divisor);
  165. #if defined(CONFIG_OMAP) || \
  166. defined(CONFIG_AM33XX) || defined(CONFIG_SOC_DA8XX) || \
  167. defined(CONFIG_TI81XX) || defined(CONFIG_AM43XX)
  168. /* /16 is proper to hit 115200 with 48MHz */
  169. serial_out(0, &com_port->mdr1);
  170. #endif /* CONFIG_OMAP */
  171. #if defined(CONFIG_SOC_KEYSTONE)
  172. serial_out(UART_REG_VAL_PWREMU_MGMT_UART_ENABLE, &com_port->regC);
  173. #endif
  174. }
  175. #ifndef CONFIG_NS16550_MIN_FUNCTIONS
  176. void NS16550_reinit(NS16550_t com_port, int baud_divisor)
  177. {
  178. serial_out(CONFIG_SYS_NS16550_IER, &com_port->ier);
  179. NS16550_setbrg(com_port, 0);
  180. serial_out(UART_MCRVAL, &com_port->mcr);
  181. serial_out(UART_FCRVAL, &com_port->fcr);
  182. NS16550_setbrg(com_port, baud_divisor);
  183. }
  184. #endif /* CONFIG_NS16550_MIN_FUNCTIONS */
  185. void NS16550_putc(NS16550_t com_port, char c)
  186. {
  187. while ((serial_in(&com_port->lsr) & UART_LSR_THRE) == 0)
  188. ;
  189. serial_out(c, &com_port->thr);
  190. /*
  191. * Call watchdog_reset() upon newline. This is done here in putc
  192. * since the environment code uses a single puts() to print the complete
  193. * environment upon "printenv". So we can't put this watchdog call
  194. * in puts().
  195. */
  196. if (c == '\n')
  197. WATCHDOG_RESET();
  198. }
  199. #ifndef CONFIG_NS16550_MIN_FUNCTIONS
  200. char NS16550_getc(NS16550_t com_port)
  201. {
  202. while ((serial_in(&com_port->lsr) & UART_LSR_DR) == 0) {
  203. #if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_USB_TTY)
  204. extern void usbtty_poll(void);
  205. usbtty_poll();
  206. #endif
  207. WATCHDOG_RESET();
  208. }
  209. return serial_in(&com_port->rbr);
  210. }
  211. int NS16550_tstc(NS16550_t com_port)
  212. {
  213. return (serial_in(&com_port->lsr) & UART_LSR_DR) != 0;
  214. }
  215. #endif /* CONFIG_NS16550_MIN_FUNCTIONS */
  216. #ifdef CONFIG_DEBUG_UART_NS16550
  217. #include <debug_uart.h>
  218. #define serial_dout(reg, value) \
  219. serial_out_shift((char *)com_port + \
  220. ((char *)reg - (char *)com_port) * \
  221. (1 << CONFIG_DEBUG_UART_SHIFT), \
  222. CONFIG_DEBUG_UART_SHIFT, value)
  223. #define serial_din(reg) \
  224. serial_in_shift((char *)com_port + \
  225. ((char *)reg - (char *)com_port) * \
  226. (1 << CONFIG_DEBUG_UART_SHIFT), \
  227. CONFIG_DEBUG_UART_SHIFT)
  228. static inline void _debug_uart_init(void)
  229. {
  230. struct NS16550 *com_port = (struct NS16550 *)CONFIG_DEBUG_UART_BASE;
  231. int baud_divisor;
  232. /*
  233. * We copy the code from above because it is already horribly messy.
  234. * Trying to refactor to nicely remove the duplication doesn't seem
  235. * feasible. The better fix is to move all users of this driver to
  236. * driver model.
  237. */
  238. baud_divisor = calc_divisor(com_port, CONFIG_DEBUG_UART_CLOCK,
  239. CONFIG_BAUDRATE);
  240. serial_dout(&com_port->ier, CONFIG_SYS_NS16550_IER);
  241. serial_dout(&com_port->mcr, UART_MCRVAL);
  242. serial_dout(&com_port->fcr, UART_FCRVAL);
  243. serial_dout(&com_port->lcr, UART_LCR_BKSE | UART_LCRVAL);
  244. serial_dout(&com_port->dll, baud_divisor & 0xff);
  245. serial_dout(&com_port->dlm, (baud_divisor >> 8) & 0xff);
  246. serial_dout(&com_port->lcr, UART_LCRVAL);
  247. }
  248. static inline void _debug_uart_putc(int ch)
  249. {
  250. struct NS16550 *com_port = (struct NS16550 *)CONFIG_DEBUG_UART_BASE;
  251. while (!(serial_din(&com_port->lsr) & UART_LSR_THRE))
  252. ;
  253. serial_dout(&com_port->thr, ch);
  254. }
  255. DEBUG_UART_FUNCS
  256. #endif
  257. #ifdef CONFIG_DM_SERIAL
  258. static int ns16550_serial_putc(struct udevice *dev, const char ch)
  259. {
  260. struct NS16550 *const com_port = dev_get_priv(dev);
  261. if (!(serial_in(&com_port->lsr) & UART_LSR_THRE))
  262. return -EAGAIN;
  263. serial_out(ch, &com_port->thr);
  264. /*
  265. * Call watchdog_reset() upon newline. This is done here in putc
  266. * since the environment code uses a single puts() to print the complete
  267. * environment upon "printenv". So we can't put this watchdog call
  268. * in puts().
  269. */
  270. if (ch == '\n')
  271. WATCHDOG_RESET();
  272. return 0;
  273. }
  274. static int ns16550_serial_pending(struct udevice *dev, bool input)
  275. {
  276. struct NS16550 *const com_port = dev_get_priv(dev);
  277. if (input)
  278. return serial_in(&com_port->lsr) & UART_LSR_DR ? 1 : 0;
  279. else
  280. return serial_in(&com_port->lsr) & UART_LSR_THRE ? 0 : 1;
  281. }
  282. static int ns16550_serial_getc(struct udevice *dev)
  283. {
  284. struct NS16550 *const com_port = dev_get_priv(dev);
  285. if (!(serial_in(&com_port->lsr) & UART_LSR_DR))
  286. return -EAGAIN;
  287. return serial_in(&com_port->rbr);
  288. }
  289. static int ns16550_serial_setbrg(struct udevice *dev, int baudrate)
  290. {
  291. struct NS16550 *const com_port = dev_get_priv(dev);
  292. struct ns16550_platdata *plat = com_port->plat;
  293. int clock_divisor;
  294. clock_divisor = ns16550_calc_divisor(com_port, plat->clock, baudrate);
  295. NS16550_setbrg(com_port, clock_divisor);
  296. return 0;
  297. }
  298. int ns16550_serial_probe(struct udevice *dev)
  299. {
  300. struct NS16550 *const com_port = dev_get_priv(dev);
  301. com_port->plat = dev_get_platdata(dev);
  302. NS16550_init(com_port, -1);
  303. return 0;
  304. }
  305. #if CONFIG_IS_ENABLED(OF_CONTROL)
  306. int ns16550_serial_ofdata_to_platdata(struct udevice *dev)
  307. {
  308. struct ns16550_platdata *plat = dev->platdata;
  309. fdt_addr_t addr;
  310. /* try Processor Local Bus device first */
  311. addr = dev_get_addr(dev);
  312. #ifdef CONFIG_PCI
  313. if (addr == FDT_ADDR_T_NONE) {
  314. /* then try pci device */
  315. struct fdt_pci_addr pci_addr;
  316. u32 bar;
  317. int ret;
  318. /* we prefer to use a memory-mapped register */
  319. ret = fdtdec_get_pci_addr(gd->fdt_blob, dev->of_offset,
  320. FDT_PCI_SPACE_MEM32, "reg",
  321. &pci_addr);
  322. if (ret) {
  323. /* try if there is any i/o-mapped register */
  324. ret = fdtdec_get_pci_addr(gd->fdt_blob,
  325. dev->of_offset,
  326. FDT_PCI_SPACE_IO,
  327. "reg", &pci_addr);
  328. if (ret)
  329. return ret;
  330. }
  331. ret = fdtdec_get_pci_bar32(gd->fdt_blob, dev->of_offset,
  332. &pci_addr, &bar);
  333. if (ret)
  334. return ret;
  335. addr = bar;
  336. }
  337. #endif
  338. if (addr == FDT_ADDR_T_NONE)
  339. return -EINVAL;
  340. plat->base = addr;
  341. plat->reg_shift = fdtdec_get_int(gd->fdt_blob, dev->of_offset,
  342. "reg-shift", 0);
  343. plat->clock = fdtdec_get_int(gd->fdt_blob, dev->of_offset,
  344. "clock-frequency",
  345. CONFIG_SYS_NS16550_CLK);
  346. if (!plat->clock) {
  347. debug("ns16550 clock not defined\n");
  348. return -EINVAL;
  349. }
  350. return 0;
  351. }
  352. #endif
  353. const struct dm_serial_ops ns16550_serial_ops = {
  354. .putc = ns16550_serial_putc,
  355. .pending = ns16550_serial_pending,
  356. .getc = ns16550_serial_getc,
  357. .setbrg = ns16550_serial_setbrg,
  358. };
  359. #if CONFIG_IS_ENABLED(OF_CONTROL)
  360. static const struct udevice_id ns16550_serial_ids[] = {
  361. { .compatible = "ns16550" },
  362. { .compatible = "ns16550a" },
  363. { .compatible = "nvidia,tegra20-uart" },
  364. { .compatible = "rockchip,rk3036-uart" },
  365. { .compatible = "snps,dw-apb-uart" },
  366. { .compatible = "ti,omap2-uart" },
  367. { .compatible = "ti,omap3-uart" },
  368. { .compatible = "ti,omap4-uart" },
  369. { .compatible = "ti,am3352-uart" },
  370. { .compatible = "ti,am4372-uart" },
  371. { .compatible = "ti,dra742-uart" },
  372. {}
  373. };
  374. #endif
  375. U_BOOT_DRIVER(ns16550_serial) = {
  376. .name = "ns16550_serial",
  377. .id = UCLASS_SERIAL,
  378. #if CONFIG_IS_ENABLED(OF_CONTROL)
  379. .of_match = ns16550_serial_ids,
  380. .ofdata_to_platdata = ns16550_serial_ofdata_to_platdata,
  381. .platdata_auto_alloc_size = sizeof(struct ns16550_platdata),
  382. #endif
  383. .priv_auto_alloc_size = sizeof(struct NS16550),
  384. .probe = ns16550_serial_probe,
  385. .ops = &ns16550_serial_ops,
  386. .flags = DM_FLAG_PRE_RELOC,
  387. };
  388. #endif /* CONFIG_DM_SERIAL */