sf_internal.h 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219
  1. /*
  2. * SPI flash internal definitions
  3. *
  4. * Copyright (C) 2008 Atmel Corporation
  5. * Copyright (C) 2013 Jagannadha Sutradharudu Teki, Xilinx Inc.
  6. *
  7. * SPDX-License-Identifier: GPL-2.0+
  8. */
  9. #ifndef _SF_INTERNAL_H_
  10. #define _SF_INTERNAL_H_
  11. #include <linux/types.h>
  12. #include <linux/compiler.h>
  13. /* Dual SPI flash memories - see SPI_COMM_DUAL_... */
  14. enum spi_dual_flash {
  15. SF_SINGLE_FLASH = 0,
  16. SF_DUAL_STACKED_FLASH = 1 << 0,
  17. SF_DUAL_PARALLEL_FLASH = 1 << 1,
  18. };
  19. /* Enum list - Full read commands */
  20. enum spi_read_cmds {
  21. ARRAY_SLOW = 1 << 0,
  22. ARRAY_FAST = 1 << 1,
  23. DUAL_OUTPUT_FAST = 1 << 2,
  24. DUAL_IO_FAST = 1 << 3,
  25. QUAD_OUTPUT_FAST = 1 << 4,
  26. QUAD_IO_FAST = 1 << 5,
  27. };
  28. /* Normal - Extended - Full command set */
  29. #define RD_NORM (ARRAY_SLOW | ARRAY_FAST)
  30. #define RD_EXTN (RD_NORM | DUAL_OUTPUT_FAST | DUAL_IO_FAST)
  31. #define RD_FULL (RD_EXTN | QUAD_OUTPUT_FAST | QUAD_IO_FAST)
  32. /* sf param flags */
  33. enum {
  34. SECT_4K = 1 << 0,
  35. SECT_32K = 1 << 1,
  36. E_FSR = 1 << 2,
  37. WR_QPP = 1 << 3,
  38. SST_WP = 1 << 4,
  39. };
  40. #define SPI_FLASH_3B_ADDR_LEN 3
  41. #define SPI_FLASH_CMD_LEN (1 + SPI_FLASH_3B_ADDR_LEN)
  42. #define SPI_FLASH_16MB_BOUN 0x1000000
  43. /* CFI Manufacture ID's */
  44. #define SPI_FLASH_CFI_MFR_SPANSION 0x01
  45. #define SPI_FLASH_CFI_MFR_STMICRO 0x20
  46. #define SPI_FLASH_CFI_MFR_MACRONIX 0xc2
  47. #define SPI_FLASH_CFI_MFR_WINBOND 0xef
  48. /* Erase commands */
  49. #define CMD_ERASE_4K 0x20
  50. #define CMD_ERASE_32K 0x52
  51. #define CMD_ERASE_CHIP 0xc7
  52. #define CMD_ERASE_64K 0xd8
  53. /* Write commands */
  54. #define CMD_WRITE_STATUS 0x01
  55. #define CMD_PAGE_PROGRAM 0x02
  56. #define CMD_WRITE_DISABLE 0x04
  57. #define CMD_READ_STATUS 0x05
  58. #define CMD_QUAD_PAGE_PROGRAM 0x32
  59. #define CMD_READ_STATUS1 0x35
  60. #define CMD_WRITE_ENABLE 0x06
  61. #define CMD_READ_CONFIG 0x35
  62. #define CMD_FLAG_STATUS 0x70
  63. /* Read commands */
  64. #define CMD_READ_ARRAY_SLOW 0x03
  65. #define CMD_READ_ARRAY_FAST 0x0b
  66. #define CMD_READ_DUAL_OUTPUT_FAST 0x3b
  67. #define CMD_READ_DUAL_IO_FAST 0xbb
  68. #define CMD_READ_QUAD_OUTPUT_FAST 0x6b
  69. #define CMD_READ_QUAD_IO_FAST 0xeb
  70. #define CMD_READ_ID 0x9f
  71. /* Bank addr access commands */
  72. #ifdef CONFIG_SPI_FLASH_BAR
  73. # define CMD_BANKADDR_BRWR 0x17
  74. # define CMD_BANKADDR_BRRD 0x16
  75. # define CMD_EXTNADDR_WREAR 0xC5
  76. # define CMD_EXTNADDR_RDEAR 0xC8
  77. #endif
  78. /* Common status */
  79. #define STATUS_WIP (1 << 0)
  80. #define STATUS_QEB_WINSPAN (1 << 1)
  81. #define STATUS_QEB_MXIC (1 << 6)
  82. #define STATUS_PEC (1 << 7)
  83. #ifdef CONFIG_SYS_SPI_ST_ENABLE_WP_PIN
  84. #define STATUS_SRWD (1 << 7) /* SR write protect */
  85. #endif
  86. /* Flash timeout values */
  87. #define SPI_FLASH_PROG_TIMEOUT (2 * CONFIG_SYS_HZ)
  88. #define SPI_FLASH_PAGE_ERASE_TIMEOUT (5 * CONFIG_SYS_HZ)
  89. #define SPI_FLASH_SECTOR_ERASE_TIMEOUT (10 * CONFIG_SYS_HZ)
  90. /* SST specific */
  91. #ifdef CONFIG_SPI_FLASH_SST
  92. # define CMD_SST_BP 0x02 /* Byte Program */
  93. # define CMD_SST_AAI_WP 0xAD /* Auto Address Incr Word Program */
  94. int sst_write_wp(struct spi_flash *flash, u32 offset, size_t len,
  95. const void *buf);
  96. #endif
  97. /**
  98. * struct spi_flash_params - SPI/QSPI flash device params structure
  99. *
  100. * @name: Device name ([MANUFLETTER][DEVTYPE][DENSITY][EXTRAINFO])
  101. * @jedec: Device jedec ID (0x[1byte_manuf_id][2byte_dev_id])
  102. * @ext_jedec: Device ext_jedec ID
  103. * @sector_size: Sector size of this device
  104. * @nr_sectors: No.of sectors on this device
  105. * @e_rd_cmd: Enum list for read commands
  106. * @flags: Important param, for flash specific behaviour
  107. */
  108. struct spi_flash_params {
  109. const char *name;
  110. u32 jedec;
  111. u16 ext_jedec;
  112. u32 sector_size;
  113. u32 nr_sectors;
  114. u8 e_rd_cmd;
  115. u16 flags;
  116. };
  117. extern const struct spi_flash_params spi_flash_params_table[];
  118. /* Send a single-byte command to the device and read the response */
  119. int spi_flash_cmd(struct spi_slave *spi, u8 cmd, void *response, size_t len);
  120. /*
  121. * Send a multi-byte command to the device and read the response. Used
  122. * for flash array reads, etc.
  123. */
  124. int spi_flash_cmd_read(struct spi_slave *spi, const u8 *cmd,
  125. size_t cmd_len, void *data, size_t data_len);
  126. /*
  127. * Send a multi-byte command to the device followed by (optional)
  128. * data. Used for programming the flash array, etc.
  129. */
  130. int spi_flash_cmd_write(struct spi_slave *spi, const u8 *cmd, size_t cmd_len,
  131. const void *data, size_t data_len);
  132. /* Flash erase(sectors) operation, support all possible erase commands */
  133. int spi_flash_cmd_erase_ops(struct spi_flash *flash, u32 offset, size_t len);
  134. /* Read the status register */
  135. int spi_flash_cmd_read_status(struct spi_flash *flash, u8 *rs);
  136. /* Program the status register */
  137. int spi_flash_cmd_write_status(struct spi_flash *flash, u8 ws);
  138. /* Read the config register */
  139. int spi_flash_cmd_read_config(struct spi_flash *flash, u8 *rc);
  140. /* Program the config register */
  141. int spi_flash_cmd_write_config(struct spi_flash *flash, u8 wc);
  142. /* Enable writing on the SPI flash */
  143. static inline int spi_flash_cmd_write_enable(struct spi_flash *flash)
  144. {
  145. return spi_flash_cmd(flash->spi, CMD_WRITE_ENABLE, NULL, 0);
  146. }
  147. /* Disable writing on the SPI flash */
  148. static inline int spi_flash_cmd_write_disable(struct spi_flash *flash)
  149. {
  150. return spi_flash_cmd(flash->spi, CMD_WRITE_DISABLE, NULL, 0);
  151. }
  152. /*
  153. * Send the read status command to the device and wait for the wip
  154. * (write-in-progress) bit to clear itself.
  155. */
  156. int spi_flash_cmd_wait_ready(struct spi_flash *flash, unsigned long timeout);
  157. /*
  158. * Used for spi_flash write operation
  159. * - SPI claim
  160. * - spi_flash_cmd_write_enable
  161. * - spi_flash_cmd_write
  162. * - spi_flash_cmd_wait_ready
  163. * - SPI release
  164. */
  165. int spi_flash_write_common(struct spi_flash *flash, const u8 *cmd,
  166. size_t cmd_len, const void *buf, size_t buf_len);
  167. /*
  168. * Flash write operation, support all possible write commands.
  169. * Write the requested data out breaking it up into multiple write
  170. * commands as needed per the write size.
  171. */
  172. int spi_flash_cmd_write_ops(struct spi_flash *flash, u32 offset,
  173. size_t len, const void *buf);
  174. /*
  175. * Same as spi_flash_cmd_read() except it also claims/releases the SPI
  176. * bus. Used as common part of the ->read() operation.
  177. */
  178. int spi_flash_read_common(struct spi_flash *flash, const u8 *cmd,
  179. size_t cmd_len, void *data, size_t data_len);
  180. /* Flash read operation, support all possible read commands */
  181. int spi_flash_cmd_read_ops(struct spi_flash *flash, u32 offset,
  182. size_t len, void *data);
  183. #endif /* _SF_INTERNAL_H_ */