| .. |
|
include
|
a002077d7d
socfpga: boot0 hook: adjust to unified boot0 semantics
|
7 years ago |
|
Kconfig
|
0680f1b1f7
Convert CONFIG_SPL_BOARD_INIT to Kconfig
|
8 years ago |
|
Makefile
|
6867e19a43
arm: socfpga: Restructure FPGA driver in the preparation to support A10
|
7 years ago |
|
board.c
|
8e535af2e4
arm: socfpga: Introduce common board code
|
9 years ago |
|
clock_manager.c
|
b4b9814f1c
arm: socfpga: Guard commands with CONFIG_SPL_BUILD tests
|
7 years ago |
|
clock_manager_arria10.c
|
177ba1f927
arm: socfpga: Add clock driver for Arria 10
|
8 years ago |
|
clock_manager_gen5.c
|
de77811589
arm: socfpga: Restructure clock manager driver
|
8 years ago |
|
fpga_manager.c
|
1221ce459d
treewide: replace #include <asm/errno.h> with <linux/errno.h>
|
8 years ago |
|
freeze_controller.c
|
1221ce459d
treewide: replace #include <asm/errno.h> with <linux/errno.h>
|
8 years ago |
|
misc.c
|
d1c559af5f
arm: socfpga: Restructure misc driver
|
8 years ago |
|
misc_arria10.c
|
35b9800ff2
arm: socfpga: Add misc support for Arria 10
|
8 years ago |
|
misc_gen5.c
|
b4b9814f1c
arm: socfpga: Guard commands with CONFIG_SPL_BUILD tests
|
7 years ago |
|
pinmux_arria10.c
|
caf36e1edb
arm: socfpga: Add pinmux for Arria 10
|
8 years ago |
|
qts-filter.sh
|
27211b605b
qts-filter.sh: strip DOS line endings and handle continuation lines
|
8 years ago |
|
reset_manager.c
|
2b09ea48dd
arm: socfpga: Restructure reset manager driver
|
8 years ago |
|
reset_manager_arria10.c
|
9b643e312d
treewide: replace with error() with pr_err()
|
7 years ago |
|
reset_manager_gen5.c
|
2b09ea48dd
arm: socfpga: Restructure reset manager driver
|
8 years ago |
|
scan_manager.c
|
bd0f5a91f3
arm: socfpga: scan: Add code to get FPGA ID
|
9 years ago |
|
spl.c
|
8f4c80c4fd
arm: socfpga: Add SPL support for Arria 10
|
8 years ago |
|
system_manager_gen5.c
|
4ddd541d6c
arm: socfpga: Restructure system manager
|
8 years ago |
|
timer.c
|
05a217212b
ARM: socfpga: move SoC sources to mach-socfpga
|
10 years ago |
|
wrap_iocsr_config.c
|
f6badb0d89
arm: socfpga: Switch to filtered QTS files
|
9 years ago |
|
wrap_pinmux_config.c
|
cc9429a556
arm: socfpga: Make the pinmux table const u8
|
9 years ago |
|
wrap_pll_config.c
|
a45526aaa0
arm: socfpga: set the mpuclk divider in the Altera group register
|
8 years ago |
|
wrap_sdram_config.c
|
89a54abf1b
ddr: altera: Configuring SDRAM extra cycles timing parameters
|
8 years ago |
Tom Rini
b4b9814f1c
arm: socfpga: Guard commands with CONFIG_SPL_BUILD tests