ddrmc-vf610.h 1.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172
  1. /*
  2. * Copyright (C) 2015
  3. * Toradex, Inc.
  4. *
  5. * Authors: Stefan Agner
  6. * Sanchayan Maity
  7. *
  8. * SPDX-License-Identifier: GPL-2.0+
  9. */
  10. #ifndef __ASM_ARCH_VF610_DDRMC_H
  11. #define __ASM_ARCH_VF610_DDRMC_H
  12. struct ddrmc_lvl_info {
  13. u16 wrlvl_reg_en;
  14. u16 wrlvl_dl_0;
  15. u16 wrlvl_dl_1;
  16. u16 rdlvl_gt_reg_en;
  17. u16 rdlvl_gt_dl_0;
  18. u16 rdlvl_gt_dl_1;
  19. u16 rdlvl_reg_en;
  20. u16 rdlvl_dl_0;
  21. u16 rdlvl_dl_1;
  22. };
  23. struct ddr3_jedec_timings {
  24. u8 tinit;
  25. u32 trst_pwron;
  26. u32 cke_inactive;
  27. u8 wrlat;
  28. u8 caslat_lin;
  29. u8 trc;
  30. u8 trrd;
  31. u8 tccd;
  32. u8 tfaw;
  33. u8 trp;
  34. u8 twtr;
  35. u8 tras_min;
  36. u8 tmrd;
  37. u8 trtp;
  38. u32 tras_max;
  39. u8 tmod;
  40. u8 tckesr;
  41. u8 tcke;
  42. u8 trcd_int;
  43. u8 tdal;
  44. u16 tdll;
  45. u8 trp_ab;
  46. u16 tref;
  47. u8 trfc;
  48. u8 tpdex;
  49. u8 txpdll;
  50. u8 txsnr;
  51. u16 txsr;
  52. u8 cksrx;
  53. u8 cksre;
  54. u16 zqcl;
  55. u16 zqinit;
  56. u8 zqcs;
  57. u8 ref_per_zq;
  58. u8 aprebit;
  59. u8 wlmrd;
  60. u8 wldqsen;
  61. };
  62. void ddrmc_setup_iomux(void);
  63. void ddrmc_phy_init(void);
  64. void ddrmc_ctrl_init_ddr3(struct ddr3_jedec_timings const *timings,
  65. struct ddrmc_lvl_info *lvl,
  66. int col_diff, int row_diff);
  67. #endif