sys_proto.h 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657
  1. /*
  2. * (C) Copyright 2010
  3. * Texas Instruments, <www.ti.com>
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #ifndef _SYS_PROTO_H_
  8. #define _SYS_PROTO_H_
  9. #include <asm/arch/omap.h>
  10. #include <asm/arch/clock.h>
  11. #include <asm/io.h>
  12. #include <asm/omap_common.h>
  13. #include <linux/mtd/omap_gpmc.h>
  14. #include <asm/arch/mux_omap4.h>
  15. #include <asm/ti-common/sys_proto.h>
  16. DECLARE_GLOBAL_DATA_PTR;
  17. extern const struct emif_regs emif_regs_elpida_200_mhz_2cs;
  18. extern const struct emif_regs emif_regs_elpida_380_mhz_1cs;
  19. extern const struct emif_regs emif_regs_elpida_400_mhz_1cs;
  20. extern const struct emif_regs emif_regs_elpida_400_mhz_2cs;
  21. struct omap_sysinfo {
  22. char *board_string;
  23. };
  24. extern const struct omap_sysinfo sysinfo;
  25. void gpmc_init(void);
  26. void watchdog_init(void);
  27. u32 get_device_type(void);
  28. void do_set_mux(u32 base, struct pad_conf_entry const *array, int size);
  29. void set_muxconf_regs_essential(void);
  30. u32 wait_on_value(u32, u32, void *, u32);
  31. void sdelay(unsigned long);
  32. void set_pl310_ctrl_reg(u32 val);
  33. void setup_clocks_for_console(void);
  34. void prcm_init(void);
  35. void bypass_dpll(u32 const base);
  36. void freq_update_core(void);
  37. u32 get_sys_clk_freq(void);
  38. u32 omap4_ddr_clk(void);
  39. void cancel_out(u32 *num, u32 *den, u32 den_limit);
  40. void sdram_init(void);
  41. u32 omap_sdram_size(void);
  42. u32 cortex_rev(void);
  43. void save_omap_boot_params(void);
  44. void init_omap_revision(void);
  45. void do_io_settings(void);
  46. void sri2c_init(void);
  47. void gpi2c_init(void);
  48. int omap_vc_bypass_send_value(u8 sa, u8 reg_addr, u8 reg_data);
  49. u32 warm_reset(void);
  50. void force_emif_self_refresh(void);
  51. void setup_warmreset_time(void);
  52. #endif