socfpga_cyclone5_socrates.dts 972 B

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /*
  2. * Copyright (C) 2014 Steffen Trumtrar <s.trumtrar@pengutronix.de>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include "socfpga_cyclone5.dtsi"
  7. / {
  8. model = "EBV SOCrates";
  9. compatible = "ebv,socrates", "altr,socfpga-cyclone5", "altr,socfpga";
  10. chosen {
  11. bootargs = "console=ttyS0,115200";
  12. };
  13. memory {
  14. name = "memory";
  15. device_type = "memory";
  16. reg = <0x0 0x40000000>; /* 1GB */
  17. };
  18. };
  19. &gmac1 {
  20. status = "okay";
  21. };
  22. &i2c0 {
  23. status = "okay";
  24. rtc: rtc@68 {
  25. compatible = "stm,m41t82";
  26. reg = <0x68>;
  27. };
  28. };
  29. &mmc0 {
  30. status = "okay";
  31. };
  32. &qspi {
  33. status = "okay";
  34. flash0: n25q00@0 {
  35. #address-cells = <1>;
  36. #size-cells = <1>;
  37. compatible = "n25q00";
  38. reg = <0>; /* chip select */
  39. spi-max-frequency = <50000000>;
  40. m25p,fast-read;
  41. page-size = <256>;
  42. block-size = <16>; /* 2^16, 64KB */
  43. read-delay = <4>; /* delay value in read data capture register */
  44. tshsl-ns = <50>;
  45. tsd2d-ns = <50>;
  46. tchsh-ns = <4>;
  47. tslch-ns = <4>;
  48. };
  49. };