edison.dts 1.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889
  1. /*
  2. * Copyright (c) 2017 Intel Corporation
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. /dts-v1/;
  7. #include <dt-bindings/gpio/x86-gpio.h>
  8. #include <dt-bindings/interrupt-router/intel-irq.h>
  9. /include/ "skeleton.dtsi"
  10. /include/ "rtc.dtsi"
  11. /include/ "tsc_timer.dtsi"
  12. / {
  13. model = "Intel Edison";
  14. compatible = "intel,edison";
  15. aliases {
  16. serial0 = &serial0;
  17. };
  18. chosen {
  19. stdout-path = &serial0;
  20. };
  21. cpus {
  22. #address-cells = <1>;
  23. #size-cells = <0>;
  24. cpu@0 {
  25. device_type = "cpu";
  26. compatible = "cpu-x86";
  27. reg = <0>;
  28. intel,apic-id = <0>;
  29. };
  30. cpu@1 {
  31. device_type = "cpu";
  32. compatible = "cpu-x86";
  33. reg = <1>;
  34. intel,apic-id = <2>;
  35. };
  36. };
  37. pci {
  38. compatible = "pci-x86";
  39. #address-cells = <3>;
  40. #size-cells = <2>;
  41. u-boot,dm-pre-reloc;
  42. ranges = <0x02000000 0x0 0x80000000 0x80000000 0 0x40000000
  43. 0x42000000 0x0 0xc0000000 0xc0000000 0 0x20000000
  44. 0x01000000 0x0 0x2000 0x2000 0 0xe000>;
  45. };
  46. serial0: serial@ff010180 {
  47. compatible = "intel,mid-uart";
  48. reg = <0xff010180 0x100>;
  49. reg-shift = <0>;
  50. clock-frequency = <29491200>;
  51. current-speed = <115200>;
  52. };
  53. emmc: mmc@ff3fc000 {
  54. compatible = "intel,sdhci-tangier";
  55. reg = <0xff3fc000 0x1000>;
  56. };
  57. /*
  58. * FIXME: For now U-Boot DM model doesn't allow to power up this controller.
  59. * Enabling it will make U-Boot hang.
  60. *
  61. sdcard: mmc@ff3fa000 {
  62. compatible = "intel,sdhci-tangier";
  63. reg = <0xff3fa000 0x1000>;
  64. };
  65. */
  66. pmu: power@ff00b000 {
  67. compatible = "intel,pmu-mid";
  68. reg = <0xff00b000 0x1000>;
  69. };
  70. scu: ipc@ff009000 {
  71. compatible = "intel,scu-ipc";
  72. reg = <0xff009000 0x1000>;
  73. };
  74. };