stm32-reset.c 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. /*
  2. * Copyright (C) 2017, STMicroelectronics - All Rights Reserved
  3. * Author(s): Patrice Chotard, <patrice.chotard@st.com> for STMicroelectronics.
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #include <common.h>
  8. #include <dm.h>
  9. #include <errno.h>
  10. #include <reset-uclass.h>
  11. #include <asm/io.h>
  12. /* reset clear offset for STM32MP RCC */
  13. #define RCC_CL 0x4
  14. enum rcc_type {
  15. RCC_STM32 = 0,
  16. RCC_STM32MP,
  17. };
  18. struct stm32_reset_priv {
  19. fdt_addr_t base;
  20. };
  21. static int stm32_reset_request(struct reset_ctl *reset_ctl)
  22. {
  23. return 0;
  24. }
  25. static int stm32_reset_free(struct reset_ctl *reset_ctl)
  26. {
  27. return 0;
  28. }
  29. static int stm32_reset_assert(struct reset_ctl *reset_ctl)
  30. {
  31. struct stm32_reset_priv *priv = dev_get_priv(reset_ctl->dev);
  32. int bank = (reset_ctl->id / BITS_PER_LONG) * 4;
  33. int offset = reset_ctl->id % BITS_PER_LONG;
  34. debug("%s: reset id = %ld bank = %d offset = %d)\n", __func__,
  35. reset_ctl->id, bank, offset);
  36. if (dev_get_driver_data(reset_ctl->dev) == RCC_STM32MP)
  37. /* reset assert is done in rcc set register */
  38. writel(BIT(offset), priv->base + bank);
  39. else
  40. setbits_le32(priv->base + bank, BIT(offset));
  41. return 0;
  42. }
  43. static int stm32_reset_deassert(struct reset_ctl *reset_ctl)
  44. {
  45. struct stm32_reset_priv *priv = dev_get_priv(reset_ctl->dev);
  46. int bank = (reset_ctl->id / BITS_PER_LONG) * 4;
  47. int offset = reset_ctl->id % BITS_PER_LONG;
  48. debug("%s: reset id = %ld bank = %d offset = %d)\n", __func__,
  49. reset_ctl->id, bank, offset);
  50. if (dev_get_driver_data(reset_ctl->dev) == RCC_STM32MP)
  51. /* reset deassert is done in rcc clr register */
  52. writel(BIT(offset), priv->base + bank + RCC_CL);
  53. else
  54. clrbits_le32(priv->base + bank, BIT(offset));
  55. return 0;
  56. }
  57. static const struct reset_ops stm32_reset_ops = {
  58. .request = stm32_reset_request,
  59. .free = stm32_reset_free,
  60. .rst_assert = stm32_reset_assert,
  61. .rst_deassert = stm32_reset_deassert,
  62. };
  63. static int stm32_reset_probe(struct udevice *dev)
  64. {
  65. struct stm32_reset_priv *priv = dev_get_priv(dev);
  66. priv->base = dev_read_addr(dev);
  67. if (priv->base == FDT_ADDR_T_NONE) {
  68. /* for MFD, get address of parent */
  69. priv->base = dev_read_addr(dev->parent);
  70. if (priv->base == FDT_ADDR_T_NONE)
  71. return -EINVAL;
  72. }
  73. return 0;
  74. }
  75. static const struct udevice_id stm32_reset_ids[] = {
  76. { .compatible = "st,stm32mp1-rcc-rst", .data = RCC_STM32MP },
  77. { }
  78. };
  79. U_BOOT_DRIVER(stm32_rcc_reset) = {
  80. .name = "stm32_rcc_reset",
  81. .id = UCLASS_RESET,
  82. .of_match = stm32_reset_ids,
  83. .probe = stm32_reset_probe,
  84. .priv_auto_alloc_size = sizeof(struct stm32_reset_priv),
  85. .ops = &stm32_reset_ops,
  86. };