i2c_pmic_emul.c 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2015 Samsung Electronics
  4. * Przemyslaw Marczak <p.marczak@samsung.com>
  5. */
  6. #include <common.h>
  7. #include <errno.h>
  8. #include <dm.h>
  9. #include <i2c.h>
  10. #include <power/pmic.h>
  11. #include <power/sandbox_pmic.h>
  12. /**
  13. * struct sandbox_i2c_pmic_plat_data - platform data for the PMIC
  14. *
  15. * @rw_reg: PMICs register of the chip I/O transaction
  16. * @reg: PMICs registers array
  17. */
  18. struct sandbox_i2c_pmic_plat_data {
  19. u8 rw_reg, rw_idx;
  20. u8 reg_count;
  21. u8 trans_len;
  22. u8 buf_size;
  23. u8 *reg;
  24. };
  25. static int sandbox_i2c_pmic_read_data(struct udevice *emul, uchar chip,
  26. uchar *buffer, int len)
  27. {
  28. struct sandbox_i2c_pmic_plat_data *plat = dev_get_platdata(emul);
  29. if (plat->rw_idx + len > plat->buf_size) {
  30. pr_err("Request exceeds PMIC register range! Max register: %#x",
  31. plat->reg_count);
  32. return -EFAULT;
  33. }
  34. debug("Read PMIC: %#x at register: %#x idx: %#x count: %d\n",
  35. (unsigned int)chip & 0xff, plat->rw_reg, plat->rw_idx, len);
  36. memcpy(buffer, plat->reg + plat->rw_idx, len);
  37. return 0;
  38. }
  39. static int sandbox_i2c_pmic_write_data(struct udevice *emul, uchar chip,
  40. uchar *buffer, int len,
  41. bool next_is_read)
  42. {
  43. struct sandbox_i2c_pmic_plat_data *plat = dev_get_platdata(emul);
  44. /* Probe only */
  45. if (!len)
  46. return 0;
  47. /* Set PMIC register for I/O */
  48. plat->rw_reg = *buffer;
  49. plat->rw_idx = plat->rw_reg * plat->trans_len;
  50. debug("Write PMIC: %#x at register: %#x idx: %#x count: %d\n",
  51. (unsigned int)chip & 0xff, plat->rw_reg, plat->rw_idx, len);
  52. /* For read operation, set (write) only chip reg */
  53. if (next_is_read)
  54. return 0;
  55. buffer++;
  56. len--;
  57. if (plat->rw_idx + len > plat->buf_size) {
  58. pr_err("Request exceeds PMIC register range! Max register: %#x",
  59. plat->reg_count);
  60. }
  61. memcpy(plat->reg + plat->rw_idx, buffer, len);
  62. return 0;
  63. }
  64. static int sandbox_i2c_pmic_xfer(struct udevice *emul, struct i2c_msg *msg,
  65. int nmsgs)
  66. {
  67. int ret = 0;
  68. for (; nmsgs > 0; nmsgs--, msg++) {
  69. bool next_is_read = nmsgs > 1 && (msg[1].flags & I2C_M_RD);
  70. if (msg->flags & I2C_M_RD) {
  71. ret = sandbox_i2c_pmic_read_data(emul, msg->addr,
  72. msg->buf, msg->len);
  73. } else {
  74. ret = sandbox_i2c_pmic_write_data(emul, msg->addr,
  75. msg->buf, msg->len,
  76. next_is_read);
  77. }
  78. if (ret)
  79. break;
  80. }
  81. return ret;
  82. }
  83. static int sandbox_i2c_pmic_ofdata_to_platdata(struct udevice *emul)
  84. {
  85. struct sandbox_i2c_pmic_plat_data *plat = dev_get_platdata(emul);
  86. struct udevice *pmic_dev = dev_get_parent(emul);
  87. struct uc_pmic_priv *priv = dev_get_uclass_priv(pmic_dev);
  88. const u8 *reg_defaults;
  89. debug("%s:%d Setting PMIC default registers\n", __func__, __LINE__);
  90. plat->reg_count = pmic_reg_count(pmic_dev);
  91. plat->trans_len = priv->trans_len;
  92. plat->buf_size = plat->reg_count * plat->trans_len;
  93. plat->reg = calloc(1, plat->buf_size);
  94. if (!plat->reg) {
  95. debug("Canot allocate memory (%d B) for PMIC I2C emulation!\n",
  96. plat->buf_size);
  97. return -ENOMEM;
  98. }
  99. reg_defaults = dev_read_u8_array_ptr(emul, "reg-defaults",
  100. plat->buf_size);
  101. if (!reg_defaults) {
  102. pr_err("Property \"reg-defaults\" not found for device: %s!",
  103. emul->name);
  104. free(plat->reg);
  105. return -EINVAL;
  106. }
  107. memcpy(plat->reg, reg_defaults, plat->buf_size);
  108. return 0;
  109. }
  110. struct dm_i2c_ops sandbox_i2c_pmic_emul_ops = {
  111. .xfer = sandbox_i2c_pmic_xfer,
  112. };
  113. static const struct udevice_id sandbox_i2c_pmic_ids[] = {
  114. { .compatible = "sandbox,i2c-pmic" },
  115. { }
  116. };
  117. U_BOOT_DRIVER(sandbox_i2c_pmic_emul) = {
  118. .name = "sandbox_i2c_pmic_emul",
  119. .id = UCLASS_I2C_EMUL,
  120. .of_match = sandbox_i2c_pmic_ids,
  121. .ofdata_to_platdata = sandbox_i2c_pmic_ofdata_to_platdata,
  122. .platdata_auto_alloc_size = sizeof(struct sandbox_i2c_pmic_plat_data),
  123. .ops = &sandbox_i2c_pmic_emul_ops,
  124. };