axp_gpio.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186
  1. /*
  2. * (C) Copyright 2015 Hans de Goede <hdegoede@redhat.com>
  3. *
  4. * X-Powers AXP Power Management ICs gpio driver
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. #include <common.h>
  9. #include <asm/arch/gpio.h>
  10. #include <asm/arch/pmic_bus.h>
  11. #include <asm/gpio.h>
  12. #include <dm.h>
  13. #include <dm/device-internal.h>
  14. #include <dm/lists.h>
  15. #include <dm/root.h>
  16. #include <errno.h>
  17. #ifdef CONFIG_AXP152_POWER
  18. #include <axp152.h>
  19. #elif defined CONFIG_AXP209_POWER
  20. #include <axp209.h>
  21. #elif defined CONFIG_AXP221_POWER
  22. #include <axp221.h>
  23. #else
  24. #error Unknown AXP model
  25. #endif
  26. static int axp_gpio_set_value(struct udevice *dev, unsigned pin, int val);
  27. static u8 axp_get_gpio_ctrl_reg(unsigned pin)
  28. {
  29. switch (pin) {
  30. case 0: return AXP_GPIO0_CTRL;
  31. case 1: return AXP_GPIO1_CTRL;
  32. #ifdef AXP_GPIO2_CTRL
  33. case 2: return AXP_GPIO2_CTRL;
  34. #endif
  35. #ifdef AXP_GPIO3_CTRL
  36. case 3: return AXP_GPIO3_CTRL;
  37. #endif
  38. }
  39. return 0;
  40. }
  41. static int axp_gpio_direction_input(struct udevice *dev, unsigned pin)
  42. {
  43. u8 reg;
  44. switch (pin) {
  45. #ifndef CONFIG_AXP152_POWER /* NA on axp152 */
  46. case SUNXI_GPIO_AXP0_VBUS_DETECT:
  47. return 0;
  48. #endif
  49. default:
  50. reg = axp_get_gpio_ctrl_reg(pin);
  51. if (reg == 0)
  52. return -EINVAL;
  53. return pmic_bus_write(reg, AXP_GPIO_CTRL_INPUT);
  54. }
  55. }
  56. static int axp_gpio_direction_output(struct udevice *dev, unsigned pin,
  57. int val)
  58. {
  59. __maybe_unused int ret;
  60. u8 reg;
  61. switch (pin) {
  62. #ifdef CONFIG_AXP221_POWER /* Only available on axp221/axp223 */
  63. case SUNXI_GPIO_AXP0_VBUS_ENABLE:
  64. ret = pmic_bus_clrbits(AXP221_MISC_CTRL,
  65. AXP221_MISC_CTRL_N_VBUSEN_FUNC);
  66. if (ret)
  67. return ret;
  68. return axp_gpio_set_value(dev, pin, val);
  69. #endif
  70. default:
  71. reg = axp_get_gpio_ctrl_reg(pin);
  72. if (reg == 0)
  73. return -EINVAL;
  74. return pmic_bus_write(reg, val ? AXP_GPIO_CTRL_OUTPUT_HIGH :
  75. AXP_GPIO_CTRL_OUTPUT_LOW);
  76. }
  77. }
  78. static int axp_gpio_get_value(struct udevice *dev, unsigned pin)
  79. {
  80. u8 reg, val, mask;
  81. int ret;
  82. switch (pin) {
  83. #ifndef CONFIG_AXP152_POWER /* NA on axp152 */
  84. case SUNXI_GPIO_AXP0_VBUS_DETECT:
  85. ret = pmic_bus_read(AXP_POWER_STATUS, &val);
  86. mask = AXP_POWER_STATUS_VBUS_PRESENT;
  87. break;
  88. #endif
  89. #ifdef CONFIG_AXP221_POWER /* Only available on axp221/axp223 */
  90. case SUNXI_GPIO_AXP0_VBUS_ENABLE:
  91. ret = pmic_bus_read(AXP221_VBUS_IPSOUT, &val);
  92. mask = AXP221_VBUS_IPSOUT_DRIVEBUS;
  93. break;
  94. #endif
  95. default:
  96. reg = axp_get_gpio_ctrl_reg(pin);
  97. if (reg == 0)
  98. return -EINVAL;
  99. ret = pmic_bus_read(AXP_GPIO_STATE, &val);
  100. mask = 1 << (pin + AXP_GPIO_STATE_OFFSET);
  101. }
  102. if (ret)
  103. return ret;
  104. return (val & mask) ? 1 : 0;
  105. }
  106. static int axp_gpio_set_value(struct udevice *dev, unsigned pin, int val)
  107. {
  108. u8 reg;
  109. switch (pin) {
  110. #ifdef CONFIG_AXP221_POWER /* Only available on axp221/axp223 */
  111. case SUNXI_GPIO_AXP0_VBUS_ENABLE:
  112. if (val)
  113. return pmic_bus_setbits(AXP221_VBUS_IPSOUT,
  114. AXP221_VBUS_IPSOUT_DRIVEBUS);
  115. else
  116. return pmic_bus_clrbits(AXP221_VBUS_IPSOUT,
  117. AXP221_VBUS_IPSOUT_DRIVEBUS);
  118. #endif
  119. default:
  120. reg = axp_get_gpio_ctrl_reg(pin);
  121. if (reg == 0)
  122. return -EINVAL;
  123. return pmic_bus_write(reg, val ? AXP_GPIO_CTRL_OUTPUT_HIGH :
  124. AXP_GPIO_CTRL_OUTPUT_LOW);
  125. }
  126. }
  127. static const struct dm_gpio_ops gpio_axp_ops = {
  128. .direction_input = axp_gpio_direction_input,
  129. .direction_output = axp_gpio_direction_output,
  130. .get_value = axp_gpio_get_value,
  131. .set_value = axp_gpio_set_value,
  132. };
  133. static int gpio_axp_probe(struct udevice *dev)
  134. {
  135. struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
  136. /* Tell the uclass how many GPIOs we have */
  137. uc_priv->bank_name = strdup(SUNXI_GPIO_AXP0_PREFIX);
  138. uc_priv->gpio_count = SUNXI_GPIO_AXP0_GPIO_COUNT;
  139. return 0;
  140. }
  141. U_BOOT_DRIVER(gpio_axp) = {
  142. .name = "gpio_axp",
  143. .id = UCLASS_GPIO,
  144. .ops = &gpio_axp_ops,
  145. .probe = gpio_axp_probe,
  146. };
  147. int axp_gpio_init(void)
  148. {
  149. struct udevice *dev;
  150. int ret;
  151. ret = pmic_bus_init();
  152. if (ret)
  153. return ret;
  154. /* There is no devicetree support for the axp yet, so bind directly */
  155. ret = device_bind_driver(dm_root(), "gpio_axp", "AXP-gpio", &dev);
  156. if (ret)
  157. return ret;
  158. return 0;
  159. }