ddr.h 1.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849
  1. /*
  2. * Copyright 2017 NXP
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #ifndef __LS1088A_DDR_H__
  7. #define __LS1088A_DDR_H__
  8. struct board_specific_parameters {
  9. u32 n_ranks;
  10. u32 datarate_mhz_high;
  11. u32 rank_gb;
  12. u32 clk_adjust;
  13. u32 wrlvl_start;
  14. u32 wrlvl_ctl_2;
  15. u32 wrlvl_ctl_3;
  16. };
  17. /*
  18. * These tables contain all valid speeds we want to override with board
  19. * specific parameters. datarate_mhz_high values need to be in ascending order
  20. * for each n_ranks group.
  21. */
  22. static const struct board_specific_parameters udimm0[] = {
  23. /*
  24. * memory controller 0
  25. * num| hi| rank| clk| wrlvl | wrlvl | wrlvl
  26. * ranks| mhz| GB |adjst| start | ctl2 | ctl3
  27. */
  28. #if defined(CONFIG_TARGET_LS1088ARDB)
  29. {2, 1666, 0, 8, 8, 0x090A0B0E, 0x0F10110D,},
  30. {2, 1900, 0, 4, 7, 0x09090B0D, 0x0E10120B,},
  31. {2, 2300, 0, 8, 9, 0x0A0C0E11, 0x1214160F,},
  32. {}
  33. #elif defined(CONFIG_TARGET_LS1088AQDS)
  34. {2, 1666, 0, 8, 8, 0x0A0A0C0E, 0x0F10110C,},
  35. {2, 1900, 0, 4, 7, 0x09090B0D, 0x0E10120B,},
  36. {2, 2300, 0, 4, 9, 0x0A0C0D11, 0x1214150E,},
  37. {}
  38. #endif
  39. };
  40. static const struct board_specific_parameters *udimms[] = {
  41. udimm0,
  42. };
  43. #endif