fpga.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2000, 2001
  4. * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
  5. */
  6. /*
  7. * FPGA support
  8. */
  9. #include <common.h>
  10. #include <command.h>
  11. #include <fpga.h>
  12. #include <fs.h>
  13. #include <malloc.h>
  14. static long do_fpga_get_device(char *arg)
  15. {
  16. long dev = FPGA_INVALID_DEVICE;
  17. char *devstr = env_get("fpga");
  18. if (devstr)
  19. /* Should be strtol to handle -1 cases */
  20. dev = simple_strtol(devstr, NULL, 16);
  21. if (dev == FPGA_INVALID_DEVICE && arg)
  22. dev = simple_strtol(arg, NULL, 16);
  23. debug("%s: device = %ld\n", __func__, dev);
  24. return dev;
  25. }
  26. static int do_fpga_check_params(long *dev, long *fpga_data, size_t *data_size,
  27. cmd_tbl_t *cmdtp, int argc, char *const argv[])
  28. {
  29. size_t local_data_size;
  30. long local_fpga_data;
  31. debug("%s %d, %d\n", __func__, argc, cmdtp->maxargs);
  32. if (argc != cmdtp->maxargs) {
  33. debug("fpga: incorrect parameters passed\n");
  34. return CMD_RET_USAGE;
  35. }
  36. *dev = do_fpga_get_device(argv[0]);
  37. local_fpga_data = simple_strtol(argv[1], NULL, 16);
  38. if (!local_fpga_data) {
  39. debug("fpga: zero fpga_data address\n");
  40. return CMD_RET_USAGE;
  41. }
  42. *fpga_data = local_fpga_data;
  43. local_data_size = simple_strtoul(argv[2], NULL, 16);
  44. if (!local_data_size) {
  45. debug("fpga: zero size\n");
  46. return CMD_RET_USAGE;
  47. }
  48. *data_size = local_data_size;
  49. return 0;
  50. }
  51. /* Local defines */
  52. enum {
  53. FPGA_NONE = -1,
  54. FPGA_LOADS,
  55. };
  56. /*
  57. * Map op to supported operations. We don't use a table since we
  58. * would just have to relocate it from flash anyway.
  59. */
  60. static int fpga_get_op(char *opstr)
  61. {
  62. int op = FPGA_NONE;
  63. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  64. if (!strcmp("loads", opstr))
  65. op = FPGA_LOADS;
  66. #endif
  67. return op;
  68. }
  69. /* ------------------------------------------------------------------------- */
  70. /* command form:
  71. * fpga <op> <device number> <data addr> <datasize>
  72. * where op is 'load', 'dump', or 'info'
  73. * If there is no device number field, the fpga environment variable is used.
  74. * If there is no data addr field, the fpgadata environment variable is used.
  75. * The info command requires no data address field.
  76. */
  77. int do_fpga(cmd_tbl_t *cmdtp, int flag, int argc, char *const argv[])
  78. {
  79. int op, dev = FPGA_INVALID_DEVICE;
  80. size_t data_size = 0;
  81. void *fpga_data = NULL;
  82. int rc = FPGA_FAIL;
  83. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  84. struct fpga_secure_info fpga_sec_info;
  85. memset(&fpga_sec_info, 0, sizeof(fpga_sec_info));
  86. #endif
  87. if (argc > 9 || argc < 2) {
  88. debug("%s: Too many or too few args (%d)\n", __func__, argc);
  89. return CMD_RET_USAGE;
  90. }
  91. op = fpga_get_op(argv[1]);
  92. switch (op) {
  93. case FPGA_NONE:
  94. printf("Unknown fpga operation \"%s\"\n", argv[1]);
  95. return CMD_RET_USAGE;
  96. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  97. case FPGA_LOADS:
  98. if (argc < 7)
  99. return CMD_RET_USAGE;
  100. if (argc == 8)
  101. fpga_sec_info.userkey_addr = (u8 *)(uintptr_t)
  102. simple_strtoull(argv[7],
  103. NULL, 16);
  104. fpga_sec_info.encflag = (u8)simple_strtoul(argv[6], NULL, 16);
  105. fpga_sec_info.authflag = (u8)simple_strtoul(argv[5], NULL, 16);
  106. if (fpga_sec_info.authflag >= FPGA_NO_ENC_OR_NO_AUTH &&
  107. fpga_sec_info.encflag >= FPGA_NO_ENC_OR_NO_AUTH) {
  108. puts("ERR: Use <fpga load> for NonSecure bitstream\n");
  109. return CMD_RET_USAGE;
  110. }
  111. if (fpga_sec_info.encflag == FPGA_ENC_USR_KEY &&
  112. !fpga_sec_info.userkey_addr) {
  113. puts("ERR: User key not provided\n");
  114. return CMD_RET_USAGE;
  115. }
  116. argc = 5;
  117. break;
  118. #endif
  119. default:
  120. break;
  121. }
  122. switch (argc) {
  123. case 5: /* fpga <op> <dev> <data> <datasize> */
  124. data_size = simple_strtoul(argv[4], NULL, 16);
  125. if (!data_size) {
  126. puts("Zero data_size\n");
  127. return CMD_RET_USAGE;
  128. }
  129. case 4: /* fpga <op> <dev> <data> */
  130. {
  131. fpga_data = (void *)simple_strtoul(argv[3], NULL, 16);
  132. debug("* fpga: cmdline image address = 0x%08lx\n",
  133. (ulong)fpga_data);
  134. }
  135. debug("%s: fpga_data = 0x%lx\n", __func__, (ulong)fpga_data);
  136. if (!fpga_data) {
  137. puts("Zero fpga_data address\n");
  138. return CMD_RET_USAGE;
  139. }
  140. case 3: /* fpga <op> <dev | data addr> */
  141. dev = (int)simple_strtoul(argv[2], NULL, 16);
  142. debug("%s: device = %d\n", __func__, dev);
  143. }
  144. if (dev == FPGA_INVALID_DEVICE) {
  145. puts("FPGA device not specified\n");
  146. return CMD_RET_USAGE;
  147. }
  148. switch (op) {
  149. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  150. case FPGA_LOADS:
  151. rc = fpga_loads(dev, fpga_data, data_size, &fpga_sec_info);
  152. break;
  153. #endif
  154. default:
  155. printf("Unknown operation\n");
  156. return CMD_RET_USAGE;
  157. }
  158. return rc;
  159. }
  160. #if defined(CONFIG_CMD_FPGA_LOADFS)
  161. static int do_fpga_loadfs(cmd_tbl_t *cmdtp, int flag, int argc,
  162. char *const argv[])
  163. {
  164. size_t data_size = 0;
  165. long fpga_data, dev;
  166. int ret;
  167. fpga_fs_info fpga_fsinfo;
  168. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  169. cmdtp, argc, argv);
  170. if (ret)
  171. return ret;
  172. fpga_fsinfo.fstype = FS_TYPE_ANY;
  173. fpga_fsinfo.blocksize = (unsigned int)simple_strtoul(argv[3], NULL, 16);
  174. fpga_fsinfo.interface = argv[4];
  175. fpga_fsinfo.dev_part = argv[5];
  176. fpga_fsinfo.filename = argv[6];
  177. return fpga_fsload(dev, (void *)fpga_data, data_size, &fpga_fsinfo);
  178. }
  179. #endif
  180. static int do_fpga_info(cmd_tbl_t *cmdtp, int flag, int argc,
  181. char * const argv[])
  182. {
  183. long dev = do_fpga_get_device(argv[0]);
  184. return fpga_info(dev);
  185. }
  186. static int do_fpga_dump(cmd_tbl_t *cmdtp, int flag, int argc,
  187. char * const argv[])
  188. {
  189. size_t data_size = 0;
  190. long fpga_data, dev;
  191. int ret;
  192. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  193. cmdtp, argc, argv);
  194. if (ret)
  195. return ret;
  196. return fpga_dump(dev, (void *)fpga_data, data_size);
  197. }
  198. static int do_fpga_load(cmd_tbl_t *cmdtp, int flag, int argc,
  199. char * const argv[])
  200. {
  201. size_t data_size = 0;
  202. long fpga_data, dev;
  203. int ret;
  204. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  205. cmdtp, argc, argv);
  206. if (ret)
  207. return ret;
  208. return fpga_load(dev, (void *)fpga_data, data_size, BIT_FULL);
  209. }
  210. static int do_fpga_loadb(cmd_tbl_t *cmdtp, int flag, int argc,
  211. char * const argv[])
  212. {
  213. size_t data_size = 0;
  214. long fpga_data, dev;
  215. int ret;
  216. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  217. cmdtp, argc, argv);
  218. if (ret)
  219. return ret;
  220. return fpga_loadbitstream(dev, (void *)fpga_data, data_size, BIT_FULL);
  221. }
  222. #if defined(CONFIG_CMD_FPGA_LOADP)
  223. static int do_fpga_loadp(cmd_tbl_t *cmdtp, int flag, int argc,
  224. char * const argv[])
  225. {
  226. size_t data_size = 0;
  227. long fpga_data, dev;
  228. int ret;
  229. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  230. cmdtp, argc, argv);
  231. if (ret)
  232. return ret;
  233. return fpga_load(dev, (void *)fpga_data, data_size, BIT_PARTIAL);
  234. }
  235. #endif
  236. #if defined(CONFIG_CMD_FPGA_LOADBP)
  237. static int do_fpga_loadbp(cmd_tbl_t *cmdtp, int flag, int argc,
  238. char * const argv[])
  239. {
  240. size_t data_size = 0;
  241. long fpga_data, dev;
  242. int ret;
  243. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  244. cmdtp, argc, argv);
  245. if (ret)
  246. return ret;
  247. return fpga_loadbitstream(dev, (void *)fpga_data, data_size,
  248. BIT_PARTIAL);
  249. }
  250. #endif
  251. #if defined(CONFIG_CMD_FPGA_LOADMK)
  252. static int do_fpga_loadmk(cmd_tbl_t *cmdtp, int flag, int argc,
  253. char * const argv[])
  254. {
  255. size_t data_size = 0;
  256. void *fpga_data = NULL;
  257. #if defined(CONFIG_FIT)
  258. const char *fit_uname = NULL;
  259. ulong fit_addr;
  260. #endif
  261. ulong dev = do_fpga_get_device(argv[0]);
  262. char *datastr = env_get("fpgadata");
  263. debug("fpga: argc %x, dev %lx, datastr %s\n", argc, dev, datastr);
  264. if (dev == FPGA_INVALID_DEVICE) {
  265. debug("fpga: Invalid fpga device\n");
  266. return CMD_RET_USAGE;
  267. }
  268. if (argc == 0 && !datastr) {
  269. debug("fpga: No datastr passed\n");
  270. return CMD_RET_USAGE;
  271. }
  272. if (argc == 2) {
  273. datastr = argv[1];
  274. debug("fpga: Full command with two args\n");
  275. } else if (argc == 1 && !datastr) {
  276. debug("fpga: Dev is setup - fpgadata passed\n");
  277. datastr = argv[0];
  278. }
  279. #if defined(CONFIG_FIT)
  280. if (fit_parse_subimage(datastr, (ulong)fpga_data,
  281. &fit_addr, &fit_uname)) {
  282. fpga_data = (void *)fit_addr;
  283. debug("* fpga: subimage '%s' from FIT image ",
  284. fit_uname);
  285. debug("at 0x%08lx\n", fit_addr);
  286. } else
  287. #endif
  288. {
  289. fpga_data = (void *)simple_strtoul(datastr, NULL, 16);
  290. debug("* fpga: cmdline image address = 0x%08lx\n",
  291. (ulong)fpga_data);
  292. }
  293. debug("%s: fpga_data = 0x%lx\n", __func__, (ulong)fpga_data);
  294. if (!fpga_data) {
  295. puts("Zero fpga_data address\n");
  296. return CMD_RET_USAGE;
  297. }
  298. switch (genimg_get_format(fpga_data)) {
  299. #if defined(CONFIG_IMAGE_FORMAT_LEGACY)
  300. case IMAGE_FORMAT_LEGACY:
  301. {
  302. image_header_t *hdr = (image_header_t *)fpga_data;
  303. ulong data;
  304. u8 comp;
  305. comp = image_get_comp(hdr);
  306. if (comp == IH_COMP_GZIP) {
  307. #if defined(CONFIG_GZIP)
  308. ulong image_buf = image_get_data(hdr);
  309. ulong image_size = ~0UL;
  310. data = image_get_load(hdr);
  311. if (gunzip((void *)data, ~0UL, (void *)image_buf,
  312. &image_size) != 0) {
  313. puts("GUNZIP: error\n");
  314. return CMD_RET_FAILURE;
  315. }
  316. data_size = image_size;
  317. #else
  318. puts("Gunzip image is not supported\n");
  319. return 1;
  320. #endif
  321. } else {
  322. data = (ulong)image_get_data(hdr);
  323. data_size = image_get_data_size(hdr);
  324. }
  325. return fpga_load(dev, (void *)data, data_size,
  326. BIT_FULL);
  327. }
  328. #endif
  329. #if defined(CONFIG_FIT)
  330. case IMAGE_FORMAT_FIT:
  331. {
  332. const void *fit_hdr = (const void *)fpga_data;
  333. int noffset;
  334. const void *fit_data;
  335. if (!fit_uname) {
  336. puts("No FIT subimage unit name\n");
  337. return CMD_RET_FAILURE;
  338. }
  339. if (!fit_check_format(fit_hdr)) {
  340. puts("Bad FIT image format\n");
  341. return CMD_RET_FAILURE;
  342. }
  343. /* get fpga component image node offset */
  344. noffset = fit_image_get_node(fit_hdr, fit_uname);
  345. if (noffset < 0) {
  346. printf("Can't find '%s' FIT subimage\n", fit_uname);
  347. return CMD_RET_FAILURE;
  348. }
  349. /* verify integrity */
  350. if (!fit_image_verify(fit_hdr, noffset)) {
  351. puts("Bad Data Hash\n");
  352. return CMD_RET_FAILURE;
  353. }
  354. /* get fpga subimage data address and length */
  355. if (fit_image_get_data(fit_hdr, noffset, &fit_data,
  356. &data_size)) {
  357. puts("Fpga subimage data not found\n");
  358. return CMD_RET_FAILURE;
  359. }
  360. return fpga_load(dev, fit_data, data_size, BIT_FULL);
  361. }
  362. #endif
  363. default:
  364. puts("** Unknown image type\n");
  365. return CMD_RET_FAILURE;
  366. }
  367. }
  368. #endif
  369. static cmd_tbl_t fpga_commands[] = {
  370. U_BOOT_CMD_MKENT(info, 1, 1, do_fpga_info, "", ""),
  371. U_BOOT_CMD_MKENT(dump, 3, 1, do_fpga_dump, "", ""),
  372. U_BOOT_CMD_MKENT(load, 3, 1, do_fpga_load, "", ""),
  373. U_BOOT_CMD_MKENT(loadb, 3, 1, do_fpga_loadb, "", ""),
  374. #if defined(CONFIG_CMD_FPGA_LOADP)
  375. U_BOOT_CMD_MKENT(loadp, 3, 1, do_fpga_loadp, "", ""),
  376. #endif
  377. #if defined(CONFIG_CMD_FPGA_LOADBP)
  378. U_BOOT_CMD_MKENT(loadbp, 3, 1, do_fpga_loadbp, "", ""),
  379. #endif
  380. #if defined(CONFIG_CMD_FPGA_LOADFS)
  381. U_BOOT_CMD_MKENT(loadfs, 7, 1, do_fpga_loadfs, "", ""),
  382. #endif
  383. #if defined(CONFIG_CMD_FPGA_LOADMK)
  384. U_BOOT_CMD_MKENT(loadmk, 2, 1, do_fpga_loadmk, "", ""),
  385. #endif
  386. };
  387. static int do_fpga_wrapper(cmd_tbl_t *cmdtp, int flag, int argc,
  388. char *const argv[])
  389. {
  390. cmd_tbl_t *fpga_cmd;
  391. int ret;
  392. if (argc < 2)
  393. return CMD_RET_USAGE;
  394. fpga_cmd = find_cmd_tbl(argv[1], fpga_commands,
  395. ARRAY_SIZE(fpga_commands));
  396. /* This should be removed when all functions are converted */
  397. if (!fpga_cmd)
  398. return do_fpga(cmdtp, flag, argc, argv);
  399. /* FIXME This can't be reached till all functions are converted */
  400. if (!fpga_cmd) {
  401. debug("fpga: non existing command\n");
  402. return CMD_RET_USAGE;
  403. }
  404. argc -= 2;
  405. argv += 2;
  406. if (argc > fpga_cmd->maxargs) {
  407. debug("fpga: more parameters passed\n");
  408. return CMD_RET_USAGE;
  409. }
  410. ret = fpga_cmd->cmd(fpga_cmd, flag, argc, argv);
  411. return cmd_process_error(fpga_cmd, ret);
  412. }
  413. #if defined(CONFIG_CMD_FPGA_LOADFS) || defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  414. U_BOOT_CMD(fpga, 9, 1, do_fpga_wrapper,
  415. #else
  416. U_BOOT_CMD(fpga, 6, 1, do_fpga_wrapper,
  417. #endif
  418. "loadable FPGA image support",
  419. "[operation type] [device number] [image address] [image size]\n"
  420. "fpga operations:\n"
  421. " dump\t[dev] [address] [size]\tLoad device to memory buffer\n"
  422. " info\t[dev]\t\t\tlist known device information\n"
  423. " load\t[dev] [address] [size]\tLoad device from memory buffer\n"
  424. #if defined(CONFIG_CMD_FPGA_LOADP)
  425. " loadp\t[dev] [address] [size]\t"
  426. "Load device from memory buffer with partial bitstream\n"
  427. #endif
  428. " loadb\t[dev] [address] [size]\t"
  429. "Load device from bitstream buffer (Xilinx only)\n"
  430. #if defined(CONFIG_CMD_FPGA_LOADBP)
  431. " loadbp\t[dev] [address] [size]\t"
  432. "Load device from bitstream buffer with partial bitstream"
  433. "(Xilinx only)\n"
  434. #endif
  435. #if defined(CONFIG_CMD_FPGA_LOADFS)
  436. "Load device from filesystem (FAT by default) (Xilinx only)\n"
  437. " loadfs [dev] [address] [image size] [blocksize] <interface>\n"
  438. " [<dev[:part]>] <filename>\n"
  439. #endif
  440. #if defined(CONFIG_CMD_FPGA_LOADMK)
  441. " loadmk [dev] [address]\tLoad device generated with mkimage"
  442. #if defined(CONFIG_FIT)
  443. "\n"
  444. "\tFor loadmk operating on FIT format uImage address must include\n"
  445. "\tsubimage unit name in the form of addr:<subimg_uname>"
  446. #endif
  447. #endif
  448. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  449. "Load encrypted bitstream (Xilinx only)\n"
  450. " loads [dev] [address] [size] [auth-OCM-0/DDR-1/noauth-2]\n"
  451. " [enc-devkey(0)/userkey(1)/nenc(2) [Userkey address]\n"
  452. "Loads the secure bistreams(authenticated/encrypted/both\n"
  453. "authenticated and encrypted) of [size] from [address].\n"
  454. "The auth-OCM/DDR flag specifies to perform authentication\n"
  455. "in OCM or in DDR. 0 for OCM, 1 for DDR, 2 for no authentication.\n"
  456. "The enc flag specifies which key to be used for decryption\n"
  457. "0-device key, 1-user key, 2-no encryption.\n"
  458. "The optional Userkey address specifies from which address key\n"
  459. "has to be used for decryption if user key is selected.\n"
  460. "NOTE: the sceure bitstream has to be created using xilinx\n"
  461. "bootgen tool only.\n"
  462. #endif
  463. );