reset_manager.h 570 B

123456789101112131415161718192021222324252627282930
  1. /*
  2. * Copyright (C) 2012 Altera Corporation <www.altera.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #ifndef _RESET_MANAGER_H_
  7. #define _RESET_MANAGER_H_
  8. void reset_cpu(ulong addr);
  9. void reset_deassert_peripherals_handoff(void);
  10. struct socfpga_reset_manager {
  11. u32 status;
  12. u32 ctrl;
  13. u32 counts;
  14. u32 padding1;
  15. u32 mpu_mod_reset;
  16. u32 per_mod_reset;
  17. u32 per2_mod_reset;
  18. u32 brg_mod_reset;
  19. };
  20. #if defined(CONFIG_SOCFPGA_VIRTUAL_TARGET)
  21. #define RSTMGR_CTRL_SWWARMRSTREQ_LSB 2
  22. #else
  23. #define RSTMGR_CTRL_SWWARMRSTREQ_LSB 1
  24. #endif
  25. #endif /* _RESET_MANAGER_H_ */