nand_boot.c 1.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. /*
  2. * Copyright 2009-2010 Freescale Semiconductor, Inc.
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <common.h>
  7. #include <ns16550.h>
  8. #include <asm/io.h>
  9. #include <nand.h>
  10. u32 sysclk_tbl[] = {
  11. 33333000, 39999600, 49999500, 66666000,
  12. 83332500, 99999000, 133332000, 166665000
  13. };
  14. void board_init_f(ulong bootflag)
  15. {
  16. int px_spd;
  17. u32 plat_ratio, bus_clk, sys_clk;
  18. ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
  19. #if defined(CONFIG_SYS_BR3_PRELIM) && defined(CONFIG_SYS_OR3_PRELIM)
  20. /* for FPGA */
  21. set_lbc_br(3, CONFIG_SYS_BR3_PRELIM);
  22. set_lbc_or(3, CONFIG_SYS_OR3_PRELIM);
  23. #else
  24. #error CONFIG_SYS_BR3_PRELIM, CONFIG_SYS_OR3_PRELIM must be defined
  25. #endif
  26. /* initialize selected port with appropriate baud rate */
  27. px_spd = in_8((unsigned char *)(PIXIS_BASE + PIXIS_SPD));
  28. sys_clk = sysclk_tbl[px_spd & PIXIS_SPD_SYSCLK_MASK];
  29. plat_ratio = in_be32(&gur->porpllsr) & MPC85xx_PORPLLSR_PLAT_RATIO;
  30. bus_clk = sys_clk * plat_ratio / 2;
  31. NS16550_init((NS16550_t)CONFIG_SYS_NS16550_COM1,
  32. bus_clk / 16 / CONFIG_BAUDRATE);
  33. puts("\nNAND boot... ");
  34. /* copy code to RAM and jump to it - this should not return */
  35. /* NOTE - code has to be copied out of NAND buffer before
  36. * other blocks can be read.
  37. */
  38. relocate_code(CONFIG_SYS_NAND_U_BOOT_RELOC_SP, 0,
  39. CONFIG_SYS_NAND_U_BOOT_RELOC);
  40. }
  41. void board_init_r(gd_t *gd, ulong dest_addr)
  42. {
  43. nand_boot();
  44. }
  45. void putc(char c)
  46. {
  47. if (c == '\n')
  48. NS16550_putc((NS16550_t)CONFIG_SYS_NS16550_COM1, '\r');
  49. NS16550_putc((NS16550_t)CONFIG_SYS_NS16550_COM1, c);
  50. }
  51. void puts(const char *str)
  52. {
  53. while (*str)
  54. putc(*str++);
  55. }