mergerbox.c 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235
  1. /*
  2. * Copyright (C) 2007 Freescale Semiconductor, Inc.
  3. *
  4. * Copyright (C) 2011 Matrix Vision GmbH
  5. * Andre Schwarz <andre.schwarz@matrix-vision.de>
  6. *
  7. * SPDX-License-Identifier: GPL-2.0+
  8. */
  9. #include <common.h>
  10. #include <hwconfig.h>
  11. #include <i2c.h>
  12. #include <spi.h>
  13. #include <asm/io.h>
  14. #include <asm/fsl_mpc83xx_serdes.h>
  15. #include <fdt_support.h>
  16. #include <spd_sdram.h>
  17. #include "mergerbox.h"
  18. #include "fpga.h"
  19. #include "../common/mv_common.h"
  20. static void setup_serdes(void)
  21. {
  22. fsl_setup_serdes(CONFIG_FSL_SERDES1, FSL_SERDES_PROTO_SATA,
  23. FSL_SERDES_CLK_100, FSL_SERDES_VDD_1V);
  24. fsl_setup_serdes(CONFIG_FSL_SERDES2, FSL_SERDES_PROTO_PEX,
  25. FSL_SERDES_CLK_100, FSL_SERDES_VDD_1V);
  26. }
  27. #if defined(CONFIG_SYS_DRAM_TEST)
  28. int testdram(void)
  29. {
  30. uint *pstart = (uint *) CONFIG_SYS_MEMTEST_START;
  31. uint *pend = (uint *) CONFIG_SYS_MEMTEST_END;
  32. uint *p;
  33. printf("Testing DRAM from 0x%08x to 0x%08x\n",
  34. CONFIG_SYS_MEMTEST_START, CONFIG_SYS_MEMTEST_END);
  35. printf("DRAM test phase 1:\n");
  36. for (p = pstart; p < pend; p++)
  37. *p = 0xaaaaaaaa;
  38. for (p = pstart; p < pend; p++) {
  39. if (*p != 0xaaaaaaaa) {
  40. printf("DRAM test fails at: %08x\n", (uint) p);
  41. return 1;
  42. }
  43. }
  44. printf("DRAM test phase 2:\n");
  45. for (p = pstart; p < pend; p++)
  46. *p = 0x55555555;
  47. for (p = pstart; p < pend; p++) {
  48. if (*p != 0x55555555) {
  49. printf("DRAM test fails at: %08x\n", (uint) p);
  50. return 1;
  51. }
  52. }
  53. printf("DRAM test passed.\n");
  54. return 0;
  55. }
  56. #endif
  57. phys_size_t initdram(int board_type)
  58. {
  59. u32 msize;
  60. volatile immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
  61. volatile clk83xx_t *clk = (clk83xx_t *)&immr->clk;
  62. /* Enable PCI_CLK[0:1] */
  63. clk->occr |= 0xc0000000;
  64. udelay(2000);
  65. #if defined(CONFIG_SPD_EEPROM)
  66. msize = spd_sdram();
  67. #else
  68. immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
  69. u32 msize_log2;
  70. msize = CONFIG_SYS_DDR_SIZE;
  71. msize_log2 = __ilog2(msize);
  72. im->sysconf.ddrlaw[0].bar = CONFIG_SYS_DDR_SDRAM_BASE & 0xfffff000;
  73. im->sysconf.ddrlaw[0].ar = LBLAWAR_EN | (msize_log2 - 1);
  74. im->sysconf.ddrcdr = CONFIG_SYS_DDRCDR_VALUE;
  75. udelay(50000);
  76. im->ddr.sdram_clk_cntl = CONFIG_SYS_DDR_SDRAM_CLK_CNTL;
  77. udelay(1000);
  78. im->ddr.csbnds[0].csbnds = CONFIG_SYS_DDR_CS0_BNDS;
  79. im->ddr.cs_config[0] = CONFIG_SYS_DDR_CS0_CONFIG;
  80. udelay(1000);
  81. im->ddr.timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0;
  82. im->ddr.timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1;
  83. im->ddr.timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2;
  84. im->ddr.timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3;
  85. im->ddr.sdram_cfg = CONFIG_SYS_DDR_SDRAM_CFG;
  86. im->ddr.sdram_cfg2 = CONFIG_SYS_DDR_SDRAM_CFG2;
  87. im->ddr.sdram_mode = CONFIG_SYS_DDR_MODE;
  88. im->ddr.sdram_mode2 = CONFIG_SYS_DDR_MODE2;
  89. im->ddr.sdram_interval = CONFIG_SYS_DDR_INTERVAL;
  90. __asm__ __volatile__("sync");
  91. udelay(1000);
  92. im->ddr.sdram_cfg |= SDRAM_CFG_MEM_EN;
  93. udelay(2000);
  94. #endif
  95. setup_serdes();
  96. return msize << 20;
  97. }
  98. int checkboard(void)
  99. {
  100. puts("Board: Matrix Vision MergerBox\n");
  101. return 0;
  102. }
  103. int misc_init_r(void)
  104. {
  105. u16 dim;
  106. int result;
  107. volatile immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
  108. volatile gpio83xx_t *gpio = (gpio83xx_t *)&immr->gpio[1];
  109. unsigned char mac[6], mac_verify[6];
  110. char *s = getenv("reset_env");
  111. for (dim = 10; dim < 180; dim += 5) {
  112. mergerbox_tft_dim(dim);
  113. udelay(100000);
  114. }
  115. if (s)
  116. mv_reset_environment();
  117. i2c_read(SPD_EEPROM_ADDRESS, 0x80, 2, mac, sizeof(mac));
  118. /* check if Matrix Vision prefix present and export to env */
  119. if (mac[0] == 0x00 && mac[1] == 0x0c && mac[2] == 0x8d) {
  120. printf("valid MAC found in eeprom: %pM\n", mac);
  121. eth_setenv_enetaddr("ethaddr", mac);
  122. } else {
  123. printf("no valid MAC found in eeprom.\n");
  124. /* no: check the env */
  125. if (!eth_getenv_enetaddr("ethaddr", mac)) {
  126. printf("no valid MAC found in env either.\n");
  127. /* TODO: ask for valid MAC */
  128. } else {
  129. printf("valid MAC found in env: %pM\n", mac);
  130. printf("updating MAC in eeprom.\n");
  131. do {
  132. result = test_and_clear_bit(20, &gpio->dat);
  133. if (result)
  134. printf("unprotect EEPROM failed !\n");
  135. udelay(20000);
  136. } while(result);
  137. i2c_write(SPD_EEPROM_ADDRESS, 0x80, 2, mac, 6);
  138. udelay(20000);
  139. do {
  140. result = test_and_set_bit(20, &gpio->dat);
  141. if (result)
  142. printf("protect EEPROM failed !\n");
  143. udelay(20000);
  144. } while(result);
  145. printf("verify MAC %pM ... ", mac);
  146. i2c_read(SPD_EEPROM_ADDRESS, 0x80, 2, mac_verify, 6);
  147. if (!strncmp((char *)mac, (char *)mac_verify, 6))
  148. printf("ok.\n");
  149. else
  150. /* TODO: retry or do something useful */
  151. printf("FAILED (got %pM) !\n", mac_verify);
  152. }
  153. }
  154. return 0;
  155. }
  156. int spi_cs_is_valid(unsigned int bus, unsigned int cs)
  157. {
  158. return bus == 0 && cs == 0;
  159. }
  160. void spi_cs_activate(struct spi_slave *slave)
  161. {
  162. volatile gpio83xx_t *iopd = &((immap_t *)CONFIG_SYS_IMMR)->gpio[0];
  163. iopd->dat &= ~TFT_SPI_CPLD_CS;
  164. }
  165. void spi_cs_deactivate(struct spi_slave *slave)
  166. {
  167. volatile gpio83xx_t *iopd = &((immap_t *)CONFIG_SYS_IMMR)->gpio[0];
  168. iopd->dat |= TFT_SPI_CPLD_CS;
  169. }
  170. /* control backlight pwm (display brightness).
  171. * allow values 0-250 with 0 = turn off and 250 = max brightness
  172. */
  173. void mergerbox_tft_dim(u16 value)
  174. {
  175. struct spi_slave *slave;
  176. u16 din;
  177. u16 dout = 0;
  178. if (value > 0 && value < 250)
  179. dout = 0x4000 | value;
  180. slave = spi_setup_slave(0, 0, 1000000, SPI_MODE_0 | SPI_CS_HIGH);
  181. spi_claim_bus(slave);
  182. spi_xfer(slave, 16, &dout, &din, SPI_XFER_BEGIN | SPI_XFER_END);
  183. spi_release_bus(slave);
  184. spi_free_slave(slave);
  185. }
  186. void ft_board_setup(void *blob, bd_t *bd)
  187. {
  188. ft_cpu_setup(blob, bd);
  189. fdt_fixup_dr_usb(blob, bd);
  190. ft_pci_setup(blob, bd);
  191. }